summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/spirv/emit_context.cpp
diff options
context:
space:
mode:
authorGravatar ReinUsesLisp2021-04-01 01:07:51 -0300
committerGravatar ameerj2021-07-22 21:51:25 -0400
commitf1dd743731bd0e7b7f1ef172882971bcd15eb5bc (patch)
treebd3cf90bce9b0b4ecafb12bd269a250c000336d4 /src/shader_recompiler/backend/spirv/emit_context.cpp
parentshader: Fix constant propagation to use reverse post order (diff)
downloadyuzu-f1dd743731bd0e7b7f1ef172882971bcd15eb5bc.tar.gz
yuzu-f1dd743731bd0e7b7f1ef172882971bcd15eb5bc.tar.xz
yuzu-f1dd743731bd0e7b7f1ef172882971bcd15eb5bc.zip
shader: Fix dependency on identity removal pass
Diffstat (limited to 'src/shader_recompiler/backend/spirv/emit_context.cpp')
-rw-r--r--src/shader_recompiler/backend/spirv/emit_context.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/shader_recompiler/backend/spirv/emit_context.cpp b/src/shader_recompiler/backend/spirv/emit_context.cpp
index b0f7e2269..3b3fea50c 100644
--- a/src/shader_recompiler/backend/spirv/emit_context.cpp
+++ b/src/shader_recompiler/backend/spirv/emit_context.cpp
@@ -114,7 +114,7 @@ EmitContext::~EmitContext() = default;
114 114
115Id EmitContext::Def(const IR::Value& value) { 115Id EmitContext::Def(const IR::Value& value) {
116 if (!value.IsImmediate()) { 116 if (!value.IsImmediate()) {
117 return value.Inst()->Definition<Id>(); 117 return value.InstRecursive()->Definition<Id>();
118 } 118 }
119 switch (value.Type()) { 119 switch (value.Type()) {
120 case IR::Type::Void: 120 case IR::Type::Void: