summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/frontend/ir/opcodes.inc (follow)
Commit message (Collapse)AuthorAgeFilesLines
* Merge pull request #9694 from ameerj/txq-mipsGravatar liamwhite2023-01-291-3/+3
|\ | | | | shader_recompiler: TXQ: Skip QueryLevels when possible
| * shader_recompiler: TXQ: Skip QueryLevels when possibleGravatar ameerj2023-01-281-3/+3
| |
* | shader_recompiler: Remove S32 IR typeGravatar ameerj2023-01-251-1/+0
|/ | | | | | The frontend IR opcodes do not distinguish between signed and unsigned integer types. Fixes broken shaders when IR validation/graphics debugging is enabled for shaders that used BitCastS32F32
* video_core: Fix few issues in Tess stageGravatar FengChen2022-11-071-0/+1
|
* video_core: Fix SNORM texture buffer emulating error (#9001)Gravatar Feng Chen2022-11-041-0/+1
|
* video_core: Generate mipmap texture by drawingGravatar FengChen2022-09-201-0/+1
|
* general: Convert source file copyright comments over to SPDXGravatar Morph2022-04-231-3/+2
| | | | | This formats all copyright comments according to SPDX formatting guidelines. Additionally, this resolves the remaining GPLv2 only licensed files by relicensing them to GPLv2.0-or-later.
* lower_int64_to_int32: Add 64-bit atomic fallbacksGravatar ameerj2022-01-291-9/+9
|
* shaders: Add U64->U32x2 Atomic fallback functionsGravatar ameerj2022-01-291-0/+19
|
* shader: Add integer attribute get optimization passGravatar ameerj2021-12-291-0/+1
| | | | Works around an nvidia driver bug, where casting the integer attributes to float and back to an integer always returned 0.
* shader: Properly scale image reads and add GL SPIR-V supportGravatar ReinUsesLisp2021-11-161-0/+1
| | | | Thanks for everything!
* shader: Add IsTextureScaled opcodeGravatar ReinUsesLisp2021-11-161-0/+2
|
* shader: Add integer division opcodesGravatar ReinUsesLisp2021-11-161-0/+2
|
* shader: Add resolution down factor opcodeGravatar ReinUsesLisp2021-11-161-0/+1
|
* shader: Ignore global memory ops on devices lacking int64 supportGravatar ameerj2021-07-221-14/+14
|
* shader: Remove IAbs64Gravatar ReinUsesLisp2021-07-221-1/+0
|
* shader: Move loop safety tests to code emissionGravatar ReinUsesLisp2021-07-221-2/+0
|
* shader: Add shader loop safety check settingsGravatar lat9nq2021-07-221-0/+2
| | | | Also add a setting for enable Nsight Aftermath.
* shader: Read branch conditions from an instructionGravatar ReinUsesLisp2021-07-221-1/+2
| | | | Fixes the identity removal pass.
* glasm: Initial implementation of phi nodes on GLASMGravatar ReinUsesLisp2021-07-221-1/+2
|
* glasm: Rework control flow introducing a syntax listGravatar ReinUsesLisp2021-07-221-14/+7
| | | | | This commit regresses VertexA shaders, their transformation pass has to be adapted to the new control flow.
* shader: Implement Int32 SUATOM/SUREDGravatar ameerj2021-07-221-0/+38
|
* shader: Implement VertexA stageGravatar FernandoS272021-07-221-0/+1
|
* shader: Implement indexed texturesGravatar ReinUsesLisp2021-07-221-12/+12
|
* shader: Add coarse derivativesGravatar FernandoS272021-07-221-0/+2
|
* shader: Implement fine derivates constant propagationGravatar FernandoS272021-07-221-0/+2
|
* shader: Implement SR_Y_DIRECTIONGravatar FernandoS272021-07-221-0/+1
|
* shader: Fix memory barriersGravatar ReinUsesLisp2021-07-221-3/+2
|
* shader: Implement SampleMaskGravatar ReinUsesLisp2021-07-221-0/+1
|
* shader: Implement PIXLD.MY_INDEXGravatar ReinUsesLisp2021-07-221-0/+1
|
* shader: Implement tessellation shaders, polygon mode and invocation idGravatar ReinUsesLisp2021-07-221-0/+3
|
* shader: Implement geometry shadersGravatar ReinUsesLisp2021-07-221-4/+4
|
* shader: Implement OUTGravatar ReinUsesLisp2021-07-221-0/+2
|
* shader: Implement SR_THREAD_KILLGravatar ReinUsesLisp2021-07-221-0/+1
|
* shader: Implement ATOM/S and REDGravatar ameerj2021-07-221-0/+70
|
* shader: Move LaneId to the warp emission file and fix AMDGravatar ReinUsesLisp2021-07-221-1/+1
|
* shader: Implement SULD and SUSTGravatar ReinUsesLisp2021-07-221-0/+6
|
* shader: Add subgroup masksGravatar ReinUsesLisp2021-07-221-0/+5
|
* shader: Implement BAR and fix memory barriersGravatar ReinUsesLisp2021-07-221-0/+1
|
* shader: Reimplement GetCbufU64 as GetCbufU32x2Gravatar ReinUsesLisp2021-07-221-1/+1
| | | | It may generate better code on some compilers and it's easier to handle.
* shader: Address FeedbackGravatar FernandoS272021-07-221-9/+3
|
* shader: Implement SR_LaneIdGravatar FernandoS272021-07-221-0/+1
|
* shader: Implement MEMBARGravatar FernandoS272021-07-221-0/+3
|
* shader: Improve VOTE.VTG stubGravatar FernandoS272021-07-221-0/+8
|
* shader: Fix TXDGravatar FernandoS272021-07-221-1/+1
|
* shader: Always pass a lod for TexelFetchGravatar ReinUsesLisp2021-07-221-3/+3
|
* shader: Implement ImageGradientGravatar FernandoS272021-07-221-0/+3
|
* shader,spirv: Implement ImageQueryLod.Gravatar FernandoS272021-07-221-0/+3
|
* shader: Implement TLDGravatar FernandoS272021-07-221-3/+3
|
* shader: Implement FSWZADDGravatar ameerj2021-07-221-0/+1
|
HIC SVNT DRACONES