summaryrefslogtreecommitdiff
path: root/src/core/arm (follow)
Commit message (Collapse)AuthorAgeFilesLines
* arm_dynarmic_32: Print out CPSR.T on exceptionGravatar MerryMage2021-02-012-2/+7
|
* arm: dynarmic: Reintroduce JIT checks on SaveContext/LoadContext.Gravatar bunnei2021-01-282-0/+12
|
* core: arm: Remove unnecessary JIT checks.Gravatar bunnei2021-01-282-24/+0
|
* arm: arm_dynarmic: Skip calls when JIT is invalid.Gravatar bunnei2021-01-282-0/+24
| | | | - This can happen if called from an idle or suspension thread.
* core: arm: arm_interface: Fix shadowing errors.Gravatar bunnei2021-01-111-3/+4
|
* core: Silence unhandled enum in switch warningsGravatar ReinUsesLisp2021-01-081-8/+1
|
* dynarmic: Add Unsafe_InaccurateNaN optimizationGravatar MerryMage2021-01-022-0/+6
|
* core/memory: Read and write page table atomicallyGravatar ReinUsesLisp2020-12-292-0/+2
| | | | | | | | | | | | | | | | | | | | | | | | | | Squash attributes into the pointer's integer, making them an uintptr_t pair containing 2 bits at the bottom and then the pointer. These bits are currently unused thanks to alignment requirements. Configure Dynarmic to mask out these bits on pointer reads. While we are at it, remove some unused attributes carried over from Citra. Read/Write and other hot functions use a two step unpacking process that is less readable to stop MSVC from emitting an extra AND instruction in the hot path: mov rdi,rcx shr rdx,0Ch mov r8,qword ptr [rax+8] mov rax,qword ptr [r8+rdx*8] mov rdx,rax -and al,3 and rdx,0FFFFFFFFFFFFFFFCh je Core::Memory::Memory::Impl::Read<unsigned char> mov rax,qword ptr [vaddr] movzx eax,byte ptr [rdx+rax]
* hle: kernel: Rewrite scheduler implementation based on Mesopshere.Gravatar bunnei2020-12-061-1/+1
|
* hle: kernel: physical_core: Clear exclusive state after each run.Gravatar bunnei2020-12-062-0/+6
| | | | - This is closer to pre-multicore behavior, and works a bit better.
* core: arm: Implement InvalidateCacheRange for CPU cache invalidation.Gravatar bunnei2020-11-295-6/+29
|
* hle: kernel: multicore: Replace n-JITs impl. with 4 JITs.Gravatar bunnei2020-11-295-0/+13
|
* core: Eliminate remaining usages of the global system instanceGravatar Lioncash2020-11-271-11/+0
| | | | | | Removes all remaining usages of the global system instance. After this, migration can begin to migrate to being constructed and managed entirely by the various frontends.
* cpu_interrupt_handler: Mark move contructor/assignment as deletedGravatar Lioncash2020-11-081-2/+2
| | | | | | | | The interrupt handler contains a std::atomic_bool, which isn't copyable or movable, so the special move member functions will always be deleted, despite being defaulted. This can resolve warnings on clang and GCC.
* Merge pull request #4888 from lioncash/unicorn-removeGravatar bunnei2020-11-065-381/+9
|\ | | | | core: Remove usage of unicorn
| * core: Remove usage of unicornGravatar Lioncash2020-11-035-381/+9
| | | | | | | | | | | | | | | | Unicorn long-since lost most of its use, due to dynarmic gaining support for handling most instructions. At this point any further issues encountered should be used to make dynarmic better. This also allows us to remove our dependency on Python.
* | General: Resolve a few missing initializer warningsGravatar Lioncash2020-10-291-2/+10
|/ | | | Resolves a few -Wmissing-initializer warnings.
* Revert "core: Fix clang build"Gravatar bunnei2020-10-209-69/+53
|
* core: Fix clang buildGravatar Lioncash2020-10-179-53/+69
| | | | | | | Recent changes to the build system that made more warnings be flagged as errors caused building via clang to break. Fixes #4795
* General: Make use of std::nullopt where applicableGravatar Lioncash2020-09-221-3/+3
| | | | | | | | Allows some implementations to avoid completely zeroing out the internal buffer of the optional, and instead only set the validity byte within the structure. This also makes it consistent how we return empty optionals.
* arm_dynarmic_cp15: Initialize member variablesGravatar Lioncash2020-09-171-2/+2
| | | | | Ensures that the member variables are always initialized to a deterministic value on creation.
* cpu_interrupt_handler: Misc style changesGravatar ReinUsesLisp2020-08-262-5/+3
|
* cpu_interrupt_handler: Make is_interrupted an atomicGravatar ReinUsesLisp2020-08-262-2/+3
| | | | Fixes a race condition detected from tsan
* dynarmic: Add unsafe optimizationsGravatar MerryMage2020-08-162-2/+24
|
* configure_cpu: Show/Hide debugging optionsGravatar MerryMage2020-07-112-46/+50
|
* configuration: Add settings to enable/disable specific CPU optimizationsGravatar MerryMage2020-07-112-10/+50
|
* cpu_interrupt_handler: Remove #pragma once from .cpp fileGravatar MerryMage2020-07-071-2/+0
|
* Core/Common: Address Feedback.Gravatar Fernando Sahmkow2020-06-278-10/+12
|
* SVC: Implement 32-bits wrappers and update Dynarmic.Gravatar Fernando Sahmkow2020-06-272-4/+9
|
* ARM: Update Dynarmic and Setup A32 according to latest interface.Gravatar Fernando Sahmkow2020-06-277-93/+166
|
* ArmDynarmic32: Setup CNTPCT correctlyGravatar Fernando Sahmkow2020-06-271-1/+1
|
* ARMDynarmicInterface: Correct GCC Build Errors.Gravatar Fernando Sahmkow2020-06-272-6/+6
|
* Clang Format.Gravatar Fernando Sahmkow2020-06-272-4/+4
|
* ARMInterface/Externals: Update dynarmic and fit to latest version.Gravatar Fernando Sahmkow2020-06-271-7/+7
|
* ARMInterface: Correct rebase errors.Gravatar Fernando Sahmkow2020-06-273-5/+5
|
* Dynarmic Interface: don't clear cache if JIT has not been created.Gravatar Fernando Sahmkow2020-06-272-0/+6
|
* General: Cleanup legacy code.Gravatar Fernando Sahmkow2020-06-272-2/+0
|
* SingleCore: Use Cycle Timing instead of Host Timing.Gravatar Fernando Sahmkow2020-06-277-34/+62
|
* General: Move ARM_Interface into Threads.Gravatar Fernando Sahmkow2020-06-277-0/+17
|
* Core: Refactor ARM Interface.Gravatar Fernando Sahmkow2020-06-277-18/+26
|
* X64 Clock: Reduce accuracy to be less or equal to guest accuracy.Gravatar Fernando Sahmkow2020-06-271-0/+3
|
* ARM/WaitTree: Better track the CallStack for each thread.Gravatar Fernando Sahmkow2020-06-272-0/+60
|
* SVC/ARM: Correct svcSendSyncRequest and cache ticks on arm interface.Gravatar Fernando Sahmkow2020-06-272-4/+19
|
* ARM: Addapt to new Exclusive Monitor Interface.Gravatar Fernando Sahmkow2020-06-273-22/+20
|
* General: Fix microprofile on dynarmic/svc, fix wait tree showing which ↵Gravatar Fernando Sahmkow2020-06-272-8/+1
| | | | threads were running.
* ARM/Memory: Correct Exclusive Monitor and Implement Exclusive Memory Writes.Gravatar Fernando Sahmkow2020-06-273-15/+63
|
* Scheduler: Remove arm_interface lock and a few corrections.Gravatar Fernando Sahmkow2020-06-271-10/+0
|
* Core: Correct rebase.Gravatar Fernando Sahmkow2020-06-271-12/+6
|
* General: Add better safety for JIT use.Gravatar Fernando Sahmkow2020-06-271-0/+10
|
* General: Recover Prometheus project from harddrive failure Gravatar Fernando Sahmkow2020-06-279-29/+103
| | | | | | | This commit: Implements CPU Interrupts, Replaces Cycle Timing for Host Timing, Reworks the Kernel's Scheduler, Introduce Idle State and Suspended State, Recreates the bootmanager, Initializes Multicore system.
HIC SVNT DRACONES