summaryrefslogtreecommitdiff
path: root/src/core/arm/dyncom (follow)
Commit message (Collapse)AuthorAgeFilesLines
* arm: Remove SkyEye/Dyncom code that is ARMv6-only.Gravatar bunnei2018-01-0211-8147/+0
|
* logging: Rename category "Core_ARM11" to "Core_ARM".Gravatar bunnei2017-10-232-15/+15
|
* Merge remote-tracking branch 'upstream/master' into nxGravatar bunnei2017-10-093-13/+19
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | # Conflicts: # src/core/CMakeLists.txt # src/core/arm/dynarmic/arm_dynarmic.cpp # src/core/arm/dyncom/arm_dyncom.cpp # src/core/hle/kernel/process.cpp # src/core/hle/kernel/thread.cpp # src/core/hle/kernel/thread.h # src/core/hle/kernel/vm_manager.cpp # src/core/loader/3dsx.cpp # src/core/loader/elf.cpp # src/core/loader/ncch.cpp # src/core/memory.cpp # src/core/memory.h # src/core/memory_setup.h
| * Moved down_count to CoreTimingGravatar Huw Pascoe2017-09-302-9/+1
| |
| * ARM_Interface: Implement PageTableChangedGravatar MerryMage2017-09-242-0/+5
| |
| * Dyncom: Use size_t instead of int to store the instruction offsets in the ↵Gravatar Subv2017-08-211-3/+3
| | | | | | | | | | | | instruction cache. Fixes a few warnings.
| * Dyncom: Fixed a conversion warning when decoding thumb instructions.Gravatar Subv2017-08-211-1/+1
| |
* | arm_interface: Set TLS address for dynarmic core.Gravatar bunnei2017-09-302-0/+9
| |
* | arm: Use 64-bit addressing in a bunch of places.Gravatar bunnei2017-09-302-8/+8
|/
* Dyncom: Remove disassembler codeGravatar Yuri Kunde Schlesner2017-05-071-5/+2
| | | | | | Had licensing issue around it, in addition to several bugs. Closes #1632, #1280
* Dyncom: Tweak types and log formattingGravatar Yuri Kunde Schlesner2017-05-073-8/+10
|
* dyncom: Correct SXTAB16 and SXTB16Gravatar MerryMage2017-02-181-4/+4
|
* ThreadContext: Move from "core" to "arm_interface".Gravatar bunnei2016-12-222-8/+4
|
* gdbstub: Remove global variable from public interfaceGravatar Lioncash2016-12-151-2/+2
| | | | | | | | | Currently, this is only ever queried, so adding a function to check if the server is enabled is more sensible. If directly modifying this externally is ever desirable, it should be done by adding a function to the interface, rather than exposing implementation details directly.
* core: Add missing #pragma once directives where applicableGravatar Lioncash2016-12-151-0/+2
|
* Use negative priorities to avoid special-casing the self-includeGravatar Yuri Kunde Schlesner2016-09-213-3/+3
|
* Remove empty newlines in #include blocks.Gravatar Emmanuel Gil Peyrot2016-09-215-17/+10
| | | | | | | This makes clang-format useful on those. Also add a bunch of forgotten transitive includes, which otherwise prevented compilation.
* Manually tweak source formatting and then re-run clang-formatGravatar Yuri Kunde Schlesner2016-09-182-3/+3
|
* Sources: Run clang-format on everything.Gravatar Emmanuel Gil Peyrot2016-09-187-4260/+4267
|
* Dyncom: Disable clang-format on the decoding table.Gravatar Emmanuel Gil Peyrot2016-09-181-0/+3
|
* arm: ResetContext shouldn't be part of ARM_Interface.Gravatar bunnei2016-09-152-10/+0
|
* arm_dynarmic/arm_dyncom: Remove unnecessary "virtual" keyword.Gravatar bunnei2016-09-151-1/+1
|
* dyncom: Use VFP_FPSCR/VFP_FPEXC.Gravatar bunnei2016-09-151-4/+4
|
* ARM: add ClearInstructionCache functionGravatar wwylele2016-08-272-0/+8
|
* dyncom: Read-after-write in SMLAGravatar MerryMage2016-08-221-2/+4
| | | | | In the case when RD === RN, RD was updated before AddOverflow was called to check for an overflow, resulting in an incorrect state of the Q flag.
* Dyncom: Correct implementation of STM for R15Gravatar MerryMage2016-08-141-3/+4
|
* dyncom: Fix translation of thumb REVSHGravatar MerryMage2016-07-281-4/+13
|
* Make arm_dyncom_trans* into a fully fledged compilation unitGravatar archshift2016-06-123-53/+71
|
* arm_dyncom_interpreter: slightly change AllocBuffer to be intuitiveGravatar archshift2016-06-121-15/+15
|
* arm_dyncom_interpreter: Add specialized GetAddressingOpLoadStoreT funcGravatar archshift2016-06-102-39/+19
| | | | | | This allows us to get the addressing operation for STRT, LDRT, STRBT, and LDRBT. We do this so that translation functions don't need to see the addressing ops directly.
* arm_dyncom_interpreter: rename operation functions to fit style guideGravatar archshift2016-06-102-34/+34
|
* arm_dyncom_interpreter: Rename anonymous enum to TransExtDataGravatar archshift2016-06-103-134/+132
|
* arm_dyncom_interpreter.cpp: #include translation info from inc filesGravatar archshift2016-06-103-2648/+2652
|
* Merge pull request #1568 from JayFoxRox/fix-printfGravatar Mat M2016-05-261-0/+4
|\ | | | | Fix ftoi and disable VFPv3
| * Disable VFP3 instructionsGravatar Jannik Vogel2016-05-161-0/+4
| |
* | Fix read-after-write in SMUAD, SMLAD, SMUSD, SMLSDGravatar Jannik Vogel2016-05-181-4/+8
|/
* dyncom: Reset the context into user mode correctlyGravatar Lioncash2016-05-091-1/+1
| | | | The other mode was system mode.
* Common: Remove section measurement from profiler (#1731)Gravatar Yuri Kunde Schlesner2016-04-291-7/+0
| | | | This has been entirely superseded by MicroProfile. The rest of the code can go when a simpler frametime/FPS meter is added to the GUI.
* Fix BLX LR opcode interpretationGravatar mailwl2016-04-091-2/+3
|
* Update cpsr (T)humb bit while creating threadGravatar mailwl2016-04-081-1/+1
|
* Fix thumb ADR instruction alignmentGravatar mailwl2016-04-061-6/+2
|
* Merge pull request #1643 from MerryMage/make_uniqueGravatar Mathew Maidment2016-04-051-3/+2
|\ | | | | Common: Remove Common::make_unique, use std::make_unique
| * Common: Remove Common::make_unique, use std::make_uniqueGravatar MerryMage2016-04-051-3/+2
| |
* | DynCom: Optimize single steppingGravatar MerryMage2016-03-301-26/+57
|/
* arm_dyncom_dec: Fix decoding of VMLSGravatar Lioncash2015-12-302-206/+202
| | | | | | Previously, all VMLS variants would misdecode as CDP (which isn't necessarily wrong in itself, however VMLS has it's own label of execution)
* dyncom: Handle modifying the APSR via an MRC instructionGravatar Lioncash2015-12-281-12/+9
|
* dyncom: Remove PC dispatch from several instructionsGravatar Lioncash2015-12-201-94/+0
| | | | These instructions aren't capable of using the PC as a destination
* dyncom: Handle unprivileged load/store variants correctlyGravatar Lioncash2015-12-191-7/+33
| | | | | | | LDRT/LDRBT/STRBT/STRT should simulate the load or store as if the host CPU is in user mode. STRT is also allowed to use the PC as an operand
* dyncom: Remove static keyword from header functionsGravatar Lioncash2015-12-062-3/+3
|
* dyncom: const correctness changesGravatar Lioncash2015-12-062-3/+3
|
HIC SVNT DRACONES