summaryrefslogtreecommitdiff
path: root/src/core/arm/dyncom (follow)
Commit message (Expand)AuthorAgeFilesLines
* arm: Get rid of some magic constants. Specify proper ARM mode.Gravatar Lioncash2015-02-111-2/+2
* dyncom: Add more regs to MCR/MRCGravatar Lioncash2015-02-101-17/+32
* Scheduler refactor Pt. 1Gravatar Kevin Hartman2015-02-092-56/+11
* dyncom: Remove more unnecessary codeGravatar Lioncash2015-02-031-45/+3
* core: Fix some warnings on OSXGravatar Lioncash2015-02-031-2/+4
* arm: Clean up ARMul_StateGravatar Lioncash2015-01-311-6/+3
* arm: Adios armemuGravatar Lioncash2015-01-311-4/+0
* dyncom: clean up arm_dyncom_dec.hGravatar Lioncash2015-01-301-43/+2
* arm: Move headers over to pragma onceGravatar Lioncash2015-01-302-8/+2
* arm: Get rid of armcpu.h and skyeye_types.hGravatar Lioncash2015-01-303-4/+0
* dyncom: Minor cleanupGravatar Lioncash2015-01-271-126/+137
* dyncom: Minor cleanupGravatar Lioncash2015-01-221-282/+270
* dyncom: Clarify precedence for ternary statementsGravatar Lioncash2015-01-191-1/+1
* dyncom: Implement missing shifts in ScaledRegisterPostIndexed, etcGravatar Lioncash2015-01-181-7/+33
* dyncom: Handle the ARM A2 encoding of STRT/LDRTGravatar Lioncash2015-01-171-10/+24
* dyncom: Handle the ARM A2 encoding of LDRBT/STRBT.Gravatar Lioncash2015-01-161-17/+15
* dyncom: Fix 32-bit ASR shifts for immediatesGravatar Lioncash2015-01-121-5/+3
* dyncom: Remove unused flag macrosGravatar Lioncash2015-01-121-15/+3
* dyncom: Get rid of unnecessary outer-scope variables in InterpreterMainLoopGravatar Lioncash2015-01-121-97/+108
* dyncom: Fix overflow flag setting for ADD/RSB/RSC/SUB/SBCGravatar Lioncash2015-01-121-38/+41
* dyncom: Add a helper function for addition with a carryGravatar Lioncash2015-01-121-12/+9
* dyncom: Fix ADC overflow flag settingGravatar Lioncash2015-01-111-8/+12
* dyncom: Fix conditional execution of MSRGravatar Lioncash2015-01-111-29/+31
* Move ThreadContext to core/core.h and deal with the falloutGravatar Yuri Kunde Schlesner2015-01-092-4/+5
* DynCom: Add a comment to GetTicks.Gravatar Subv2015-01-081-0/+1
* Timing: Use CoreTiming::GetTicks to keep track of ticks.Gravatar Subv2015-01-082-6/+2
* dyncom: Fix UMAALGravatar Lioncash2015-01-081-4/+4
* Merge pull request #442 from lioncash/smulGravatar bunnei2015-01-071-10/+7
|\
| * dyncom: Fix SMULWB/SMULWTGravatar Lioncash2015-01-071-10/+7
* | Merge pull request #425 from Subv/coretimingGravatar bunnei2015-01-071-1/+7
|\ \ | |/ |/|
| * CoreTiming: Ported the CoreTiming namespace from PPSSPPGravatar Subv2015-01-071-1/+7
* | Merge pull request #438 from lioncash/swpGravatar bunnei2015-01-071-0/+1
|\ \
| * | dyncom: Fix SWPBGravatar Lioncash2015-01-071-0/+1
* | | dyncom: Move over SMLALXYGravatar Lioncash2015-01-071-1/+56
|/ /
* | Merge pull request #417 from kevinhartman/exclusive-tag-fixGravatar bunnei2015-01-061-5/+7
|\ \ | |/ |/|
| * Added exclusive reservation granule from ARMv7 spec to dyncom to protect LDR/...Gravatar Kevin Hartman2015-01-051-5/+7
* | dyncom: Partially emulate BXJGravatar Lioncash2015-01-051-8/+25
* | dyncom: Actually set the Q flag for SMLABB/SMLABT/SMLATB/SMLATTGravatar Lioncash2015-01-051-1/+2
* | Merge pull request #418 from lioncash/qdGravatar bunnei2015-01-051-8/+103
|\ \
| * | dyncom: Implement QADD/QSUB/QDADD/QDSUBGravatar Lioncash2015-01-051-8/+103
* | | skyeye: Remove duplicate typedefsGravatar Lioncash2015-01-043-14/+14
|/ /
* / dyncom: Implement SMLAWGravatar Lioncash2015-01-031-1/+43
|/
* Merge pull request #395 from lioncash/revGravatar bunnei2015-01-021-45/+45
|\
| * dyncom: Implement REVSHGravatar Lioncash2015-01-021-45/+45
* | dyncom: Implement SMLALD/SMLSLDGravatar Lioncash2015-01-021-3/+72
|/
* Merge pull request #392 from lioncash/smGravatar bunnei2015-01-021-3/+64
|\
| * dyncom: Implement SMMLA/SMMUL/SMMLSGravatar Lioncash2015-01-021-3/+64
* | dyncom: Implemented LDREXD/STREXD/LDREXH/STREXHGravatar bunnei2015-01-023-227/+282
|/
* Merge pull request #390 from lioncash/wutGravatar bunnei2015-01-021-27/+0
|\
| * dyncom: Remove dead function InterpreterInitInstLengthGravatar Lioncash2015-01-021-27/+0