summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/shader_recompiler/backend/glasm/emit_glasm_instructions.h2
-rw-r--r--src/shader_recompiler/backend/glasm/emit_glasm_not_implemented.cpp10
2 files changed, 8 insertions, 4 deletions
diff --git a/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h b/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
index 7ccba4c6f..0ce00db67 100644
--- a/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
+++ b/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
@@ -32,7 +32,7 @@ void EmitWorkgroupMemoryBarrier(EmitContext& ctx);
32void EmitDeviceMemoryBarrier(EmitContext& ctx); 32void EmitDeviceMemoryBarrier(EmitContext& ctx);
33void EmitPrologue(EmitContext& ctx); 33void EmitPrologue(EmitContext& ctx);
34void EmitEpilogue(EmitContext& ctx); 34void EmitEpilogue(EmitContext& ctx);
35void EmitEmitVertex(EmitContext& ctx, const IR::Value& stream); 35void EmitEmitVertex(EmitContext& ctx, ScalarS32 stream);
36void EmitEndPrimitive(EmitContext& ctx, const IR::Value& stream); 36void EmitEndPrimitive(EmitContext& ctx, const IR::Value& stream);
37void EmitGetRegister(EmitContext& ctx); 37void EmitGetRegister(EmitContext& ctx);
38void EmitSetRegister(EmitContext& ctx); 38void EmitSetRegister(EmitContext& ctx);
diff --git a/src/shader_recompiler/backend/glasm/emit_glasm_not_implemented.cpp b/src/shader_recompiler/backend/glasm/emit_glasm_not_implemented.cpp
index f7fec0545..9b962427c 100644
--- a/src/shader_recompiler/backend/glasm/emit_glasm_not_implemented.cpp
+++ b/src/shader_recompiler/backend/glasm/emit_glasm_not_implemented.cpp
@@ -72,12 +72,16 @@ void EmitEpilogue(EmitContext& ctx) {
72 // TODO 72 // TODO
73} 73}
74 74
75void EmitEmitVertex(EmitContext& ctx, const IR::Value& stream) { 75void EmitEmitVertex(EmitContext& ctx, ScalarS32 stream) {
76 NotImplemented(); 76 ctx.Add("EMITS {};", stream);
77} 77}
78 78
79void EmitEndPrimitive(EmitContext& ctx, const IR::Value& stream) { 79void EmitEndPrimitive(EmitContext& ctx, const IR::Value& stream) {
80 NotImplemented(); 80 if (!stream.IsImmediate()) {
81 // LOG_WARNING not immediate
82 }
83 ctx.reg_alloc.Consume(stream);
84 ctx.Add("ENDPRIM;");
81} 85}
82 86
83void EmitGetRegister(EmitContext& ctx) { 87void EmitGetRegister(EmitContext& ctx) {