summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/spirv
diff options
context:
space:
mode:
Diffstat (limited to 'src/shader_recompiler/backend/spirv')
-rw-r--r--src/shader_recompiler/backend/spirv/emit_spirv.h4
-rw-r--r--src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp8
2 files changed, 6 insertions, 6 deletions
diff --git a/src/shader_recompiler/backend/spirv/emit_spirv.h b/src/shader_recompiler/backend/spirv/emit_spirv.h
index cec80c13e..1b9be445e 100644
--- a/src/shader_recompiler/backend/spirv/emit_spirv.h
+++ b/src/shader_recompiler/backend/spirv/emit_spirv.h
@@ -181,8 +181,8 @@ void EmitIAdd64(EmitContext& ctx);
181Id EmitISub32(EmitContext& ctx, Id a, Id b); 181Id EmitISub32(EmitContext& ctx, Id a, Id b);
182void EmitISub64(EmitContext& ctx); 182void EmitISub64(EmitContext& ctx);
183Id EmitIMul32(EmitContext& ctx, Id a, Id b); 183Id EmitIMul32(EmitContext& ctx, Id a, Id b);
184void EmitINeg32(EmitContext& ctx); 184Id EmitINeg32(EmitContext& ctx, Id value);
185void EmitIAbs32(EmitContext& ctx); 185Id EmitIAbs32(EmitContext& ctx, Id value);
186Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift); 186Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift);
187void EmitShiftRightLogical32(EmitContext& ctx); 187void EmitShiftRightLogical32(EmitContext& ctx);
188void EmitShiftRightArithmetic32(EmitContext& ctx); 188void EmitShiftRightArithmetic32(EmitContext& ctx);
diff --git a/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp b/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
index 4c0b5990d..329dcb351 100644
--- a/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
+++ b/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
@@ -58,12 +58,12 @@ Id EmitIMul32(EmitContext& ctx, Id a, Id b) {
58 return ctx.OpIMul(ctx.U32[1], a, b); 58 return ctx.OpIMul(ctx.U32[1], a, b);
59} 59}
60 60
61void EmitINeg32(EmitContext&) { 61Id EmitINeg32(EmitContext& ctx, Id value) {
62 throw NotImplementedException("SPIR-V Instruction"); 62 return ctx.OpSNegate(ctx.U32[1], value);
63} 63}
64 64
65void EmitIAbs32(EmitContext&) { 65Id EmitIAbs32(EmitContext& ctx, Id value) {
66 throw NotImplementedException("SPIR-V Instruction"); 66 return ctx.OpSAbs(ctx.U32[1], value);
67} 67}
68 68
69Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift) { 69Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift) {