summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/spirv/emit_spirv.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/shader_recompiler/backend/spirv/emit_spirv.cpp')
-rw-r--r--src/shader_recompiler/backend/spirv/emit_spirv.cpp6
1 files changed, 5 insertions, 1 deletions
diff --git a/src/shader_recompiler/backend/spirv/emit_spirv.cpp b/src/shader_recompiler/backend/spirv/emit_spirv.cpp
index c22edfec2..7bf8c78de 100644
--- a/src/shader_recompiler/backend/spirv/emit_spirv.cpp
+++ b/src/shader_recompiler/backend/spirv/emit_spirv.cpp
@@ -468,7 +468,11 @@ Id EmitIdentity(EmitContext& ctx, const IR::Value& value) {
468 return id; 468 return id;
469} 469}
470 470
471void EmitBranchConditionRef(EmitContext&) {} 471void EmitDummyReference(EmitContext&) {}
472
473void EmitPhiMove(EmitContext&) {
474 throw LogicError("Unreachable instruction");
475}
472 476
473void EmitGetZeroFromOp(EmitContext&) { 477void EmitGetZeroFromOp(EmitContext&) {
474 throw LogicError("Unreachable instruction"); 478 throw LogicError("Unreachable instruction");