summaryrefslogtreecommitdiff
path: root/src/core
diff options
context:
space:
mode:
Diffstat (limited to 'src/core')
-rw-r--r--src/core/arm/dyncom/arm_dyncom_thumb.cpp11
1 files changed, 11 insertions, 0 deletions
diff --git a/src/core/arm/dyncom/arm_dyncom_thumb.cpp b/src/core/arm/dyncom/arm_dyncom_thumb.cpp
index 78552293a..270d966b2 100644
--- a/src/core/arm/dyncom/arm_dyncom_thumb.cpp
+++ b/src/core/arm/dyncom/arm_dyncom_thumb.cpp
@@ -276,6 +276,17 @@ tdstate thumb_translate(u32 addr, u32 instr, u32* ainstr, u32* inst_size) {
276 |(tinstr & 0x007F); // off7 276 |(tinstr & 0x007F); // off7
277 } else if ((tinstr & 0x0F00) == 0x0e00) { 277 } else if ((tinstr & 0x0F00) == 0x0e00) {
278 *ainstr = 0xEF000000 | 0x180000; // base | BKPT mask 278 *ainstr = 0xEF000000 | 0x180000; // base | BKPT mask
279 } else if ((tinstr & 0x0F00) == 0x0200) {
280 static const ARMword subset[4] = {
281 0xE6BF0070, // SXTH
282 0xE6AF0070, // SXTB
283 0xE6FF0070, // UXTH
284 0xE6EF0070, // UXTB
285 };
286
287 *ainstr = subset[BITS(tinstr, 6, 7)] // base
288 | (BITS(tinstr, 0, 2) << 12) // Rd
289 | BITS(tinstr, 3, 5); // Rm
279 } else if ((tinstr & 0x0F00) == 0x0a00) { 290 } else if ((tinstr & 0x0F00) == 0x0a00) {
280 static const ARMword subset[3] = { 291 static const ARMword subset[3] = {
281 0xE6BF0F30, // REV 292 0xE6BF0F30, // REV