summaryrefslogtreecommitdiff
path: root/src/core/memory.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/core/memory.cpp')
-rw-r--r--src/core/memory.cpp197
1 files changed, 197 insertions, 0 deletions
diff --git a/src/core/memory.cpp b/src/core/memory.cpp
new file mode 100644
index 000000000..517167b0a
--- /dev/null
+++ b/src/core/memory.cpp
@@ -0,0 +1,197 @@
1// Copyright 2014 Citra Emulator Project
2// Licensed under GPLv2 or any later version
3// Refer to the license.txt file included.
4
5#include "common/common_types.h"
6#include "common/logging/log.h"
7#include "common/swap.h"
8
9#include "core/hle/config_mem.h"
10#include "core/hle/shared_page.h"
11#include "core/hw/hw.h"
12#include "core/mem_map.h"
13#include "core/memory.h"
14
15namespace Memory {
16
17template <typename T>
18inline void Read(T &var, const VAddr vaddr) {
19 // TODO: Figure out the fastest order of tests for both read and write (they are probably different).
20 // TODO: Make sure this represents the mirrors in a correct way.
21 // Could just do a base-relative read, too.... TODO
22
23 // Kernel memory command buffer
24 if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
25 var = *((const T*)&g_tls_mem[vaddr - TLS_AREA_VADDR]);
26
27 // ExeFS:/.code is loaded here
28 } else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
29 var = *((const T*)&g_exefs_code[vaddr - PROCESS_IMAGE_VADDR]);
30
31 // FCRAM - linear heap
32 } else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
33 var = *((const T*)&g_heap_linear[vaddr - LINEAR_HEAP_VADDR]);
34
35 // FCRAM - application heap
36 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
37 var = *((const T*)&g_heap[vaddr - HEAP_VADDR]);
38
39 // Shared memory
40 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
41 var = *((const T*)&g_shared_mem[vaddr - SHARED_MEMORY_VADDR]);
42
43 // Config memory
44 } else if ((vaddr >= CONFIG_MEMORY_VADDR) && (vaddr < CONFIG_MEMORY_VADDR_END)) {
45 ConfigMem::Read<T>(var, vaddr);
46
47 // Shared page
48 } else if ((vaddr >= SHARED_PAGE_VADDR) && (vaddr < SHARED_PAGE_VADDR_END)) {
49 SharedPage::Read<T>(var, vaddr);
50
51 // DSP memory
52 } else if ((vaddr >= DSP_RAM_VADDR) && (vaddr < DSP_RAM_VADDR_END)) {
53 var = *((const T*)&g_dsp_mem[vaddr - DSP_RAM_VADDR]);
54
55 // VRAM
56 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
57 var = *((const T*)&g_vram[vaddr - VRAM_VADDR]);
58
59 } else {
60 LOG_ERROR(HW_Memory, "unknown Read%lu @ 0x%08X", sizeof(var) * 8, vaddr);
61 }
62}
63
64template <typename T>
65inline void Write(const VAddr vaddr, const T data) {
66
67 // Kernel memory command buffer
68 if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
69 *(T*)&g_tls_mem[vaddr - TLS_AREA_VADDR] = data;
70
71 // ExeFS:/.code is loaded here
72 } else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
73 *(T*)&g_exefs_code[vaddr - PROCESS_IMAGE_VADDR] = data;
74
75 // FCRAM - linear heap
76 } else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
77 *(T*)&g_heap_linear[vaddr - LINEAR_HEAP_VADDR] = data;
78
79 // FCRAM - application heap
80 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
81 *(T*)&g_heap[vaddr - HEAP_VADDR] = data;
82
83 // Shared memory
84 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
85 *(T*)&g_shared_mem[vaddr - SHARED_MEMORY_VADDR] = data;
86
87 // VRAM
88 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
89 *(T*)&g_vram[vaddr - VRAM_VADDR] = data;
90
91 // DSP memory
92 } else if ((vaddr >= DSP_RAM_VADDR) && (vaddr < DSP_RAM_VADDR_END)) {
93 *(T*)&g_dsp_mem[vaddr - DSP_RAM_VADDR] = data;
94
95 //} else if ((vaddr & 0xFFFF0000) == 0x1FF80000) {
96 // ASSERT_MSG(MEMMAP, false, "umimplemented write to Configuration Memory");
97 //} else if ((vaddr & 0xFFFFF000) == 0x1FF81000) {
98 // ASSERT_MSG(MEMMAP, false, "umimplemented write to shared page");
99
100 // Error out...
101 } else {
102 LOG_ERROR(HW_Memory, "unknown Write%lu 0x%08X @ 0x%08X", sizeof(data) * 8, (u32)data, vaddr);
103 }
104}
105
106u8 *GetPointer(const VAddr vaddr) {
107 // Kernel memory command buffer
108 if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
109 return g_tls_mem + (vaddr - TLS_AREA_VADDR);
110
111 // ExeFS:/.code is loaded here
112 } else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
113 return g_exefs_code + (vaddr - PROCESS_IMAGE_VADDR);
114
115 // FCRAM - linear heap
116 } else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
117 return g_heap_linear + (vaddr - LINEAR_HEAP_VADDR);
118
119 // FCRAM - application heap
120 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
121 return g_heap + (vaddr - HEAP_VADDR);
122
123 // Shared memory
124 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
125 return g_shared_mem + (vaddr - SHARED_MEMORY_VADDR);
126
127 // VRAM
128 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
129 return g_vram + (vaddr - VRAM_VADDR);
130
131 } else {
132 LOG_ERROR(HW_Memory, "unknown GetPointer @ 0x%08x", vaddr);
133 return 0;
134 }
135}
136
137u8* GetPhysicalPointer(PAddr address) {
138 return GetPointer(PhysicalToVirtualAddress(address));
139}
140
141u8 Read8(const VAddr addr) {
142 u8 data = 0;
143 Read<u8>(data, addr);
144 return data;
145}
146
147u16 Read16(const VAddr addr) {
148 u16_le data = 0;
149 Read<u16_le>(data, addr);
150 return data;
151}
152
153u32 Read32(const VAddr addr) {
154 u32_le data = 0;
155 Read<u32_le>(data, addr);
156 return data;
157}
158
159u64 Read64(const VAddr addr) {
160 u64_le data = 0;
161 Read<u64_le>(data, addr);
162 return data;
163}
164
165void Write8(const VAddr addr, const u8 data) {
166 Write<u8>(addr, data);
167}
168
169void Write16(const VAddr addr, const u16 data) {
170 Write<u16_le>(addr, data);
171}
172
173void Write32(const VAddr addr, const u32 data) {
174 Write<u32_le>(addr, data);
175}
176
177void Write64(const VAddr addr, const u64 data) {
178 Write<u64_le>(addr, data);
179}
180
181void WriteBlock(const VAddr addr, const u8* data, const size_t size) {
182 u32 offset = 0;
183 while (offset < (size & ~3)) {
184 Write32(addr + offset, *(u32*)&data[offset]);
185 offset += 4;
186 }
187
188 if (size & 2) {
189 Write16(addr + offset, *(u16*)&data[offset]);
190 offset += 2;
191 }
192
193 if (size & 1)
194 Write8(addr + offset, data[offset]);
195}
196
197} // namespace