summaryrefslogtreecommitdiff
path: root/src/core/arm/dyncom
diff options
context:
space:
mode:
Diffstat (limited to 'src/core/arm/dyncom')
-rw-r--r--src/core/arm/dyncom/arm_dyncom.cpp5
-rw-r--r--src/core/arm/dyncom/arm_dyncom.h2
2 files changed, 5 insertions, 2 deletions
diff --git a/src/core/arm/dyncom/arm_dyncom.cpp b/src/core/arm/dyncom/arm_dyncom.cpp
index 0072ae533..1de1d2612 100644
--- a/src/core/arm/dyncom/arm_dyncom.cpp
+++ b/src/core/arm/dyncom/arm_dyncom.cpp
@@ -90,13 +90,14 @@ void ARM_DynCom::ExecuteInstructions(int num_instructions) {
90 AddTicks(ticks_executed); 90 AddTicks(ticks_executed);
91} 91}
92 92
93void ARM_DynCom::ResetContext(Core::ThreadContext& context, u32 stack_top, u32 entry_point, u32 arg) { 93void ARM_DynCom::ResetContext(Core::ThreadContext& context, u32 stack_top, u32 entry_point, u32 arg, u32 tls_address) {
94 memset(&context, 0, sizeof(Core::ThreadContext)); 94 memset(&context, 0, sizeof(Core::ThreadContext));
95 95
96 context.cpu_registers[0] = arg; 96 context.cpu_registers[0] = arg;
97 context.pc = entry_point; 97 context.pc = entry_point;
98 context.sp = stack_top; 98 context.sp = stack_top;
99 context.cpsr = 0x1F; // Usermode 99 context.cpsr = 0x1F; // Usermode
100 context.tls = tls_address;
100} 101}
101 102
102void ARM_DynCom::SaveContext(Core::ThreadContext& ctx) { 103void ARM_DynCom::SaveContext(Core::ThreadContext& ctx) {
@@ -123,6 +124,8 @@ void ARM_DynCom::LoadContext(const Core::ThreadContext& ctx) {
123 124
124 state->VFP[1] = ctx.fpscr; 125 state->VFP[1] = ctx.fpscr;
125 state->VFP[2] = ctx.fpexc; 126 state->VFP[2] = ctx.fpexc;
127
128 SetCP15Register(CP15_THREAD_URO, ctx.tls);
126} 129}
127 130
128void ARM_DynCom::PrepareReschedule() { 131void ARM_DynCom::PrepareReschedule() {
diff --git a/src/core/arm/dyncom/arm_dyncom.h b/src/core/arm/dyncom/arm_dyncom.h
index 2488c879c..b3fd708f1 100644
--- a/src/core/arm/dyncom/arm_dyncom.h
+++ b/src/core/arm/dyncom/arm_dyncom.h
@@ -27,7 +27,7 @@ public:
27 27
28 void AddTicks(u64 ticks) override; 28 void AddTicks(u64 ticks) override;
29 29
30 void ResetContext(Core::ThreadContext& context, u32 stack_top, u32 entry_point, u32 arg) override; 30 void ResetContext(Core::ThreadContext& context, u32 stack_top, u32 entry_point, u32 arg, u32 tls_address) override;
31 void SaveContext(Core::ThreadContext& ctx) override; 31 void SaveContext(Core::ThreadContext& ctx) override;
32 void LoadContext(const Core::ThreadContext& ctx) override; 32 void LoadContext(const Core::ThreadContext& ctx) override;
33 33