summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
Diffstat (limited to '')
-rw-r--r--src/core/arm/interpreter/arminit.cpp29
-rw-r--r--src/core/arm/skyeye_common/armdefs.h20
2 files changed, 4 insertions, 45 deletions
diff --git a/src/core/arm/interpreter/arminit.cpp b/src/core/arm/interpreter/arminit.cpp
index b7dd5e38d..e7545728e 100644
--- a/src/core/arm/interpreter/arminit.cpp
+++ b/src/core/arm/interpreter/arminit.cpp
@@ -82,14 +82,6 @@ ARMul_State* ARMul_NewState(ARMul_State* state)
82 state->Inted = 3; 82 state->Inted = 3;
83 state->LastInted = 3; 83 state->LastInted = 3;
84 84
85#ifdef ARM61
86 state->prog32Sig = LOW;
87 state->data32Sig = LOW;
88#else
89 state->prog32Sig = HIGH;
90 state->data32Sig = HIGH;
91#endif
92
93 state->lateabtSig = HIGH; 85 state->lateabtSig = HIGH;
94 state->bigendSig = LOW; 86 state->bigendSig = LOW;
95 87
@@ -102,14 +94,6 @@ ARMul_State* ARMul_NewState(ARMul_State* state)
102 94
103void ARMul_SelectProcessor(ARMul_State* state, unsigned properties) 95void ARMul_SelectProcessor(ARMul_State* state, unsigned properties)
104{ 96{
105 if (properties & ARM_Fix26_Prop) {
106 state->prog32Sig = LOW;
107 state->data32Sig = LOW;
108 } else {
109 state->prog32Sig = HIGH;
110 state->data32Sig = HIGH;
111 }
112
113 state->is_v4 = (properties & (ARM_v4_Prop | ARM_v5_Prop)) != 0; 97 state->is_v4 = (properties & (ARM_v4_Prop | ARM_v5_Prop)) != 0;
114 state->is_v5 = (properties & ARM_v5_Prop) != 0; 98 state->is_v5 = (properties & ARM_v5_Prop) != 0;
115 state->is_v5e = (properties & ARM_v5e_Prop) != 0; 99 state->is_v5e = (properties & ARM_v5e_Prop) != 0;
@@ -132,15 +116,10 @@ void ARMul_SelectProcessor(ARMul_State* state, unsigned properties)
132void ARMul_Reset(ARMul_State* state) 116void ARMul_Reset(ARMul_State* state)
133{ 117{
134 state->NextInstr = 0; 118 state->NextInstr = 0;
135 if (state->prog32Sig) { 119
136 state->Reg[15] = 0; 120 state->Reg[15] = 0;
137 state->Cpsr = INTBITS | SVC32MODE; 121 state->Cpsr = INTBITS | SVC32MODE;
138 state->Mode = SVC32MODE; 122 state->Mode = SVC32MODE;
139 } else {
140 state->Reg[15] = R15INTBITS | SVC26MODE;
141 state->Cpsr = INTBITS | SVC26MODE;
142 state->Mode = SVC26MODE;
143 }
144 123
145 state->Bank = SVCBANK; 124 state->Bank = SVCBANK;
146 FLUSHPIPE; 125 FLUSHPIPE;
diff --git a/src/core/arm/skyeye_common/armdefs.h b/src/core/arm/skyeye_common/armdefs.h
index 0de40f647..012c43c61 100644
--- a/src/core/arm/skyeye_common/armdefs.h
+++ b/src/core/arm/skyeye_common/armdefs.h
@@ -149,8 +149,6 @@ struct ARMul_State
149 unsigned abortSig; 149 unsigned abortSig;
150 unsigned NtransSig; 150 unsigned NtransSig;
151 unsigned bigendSig; 151 unsigned bigendSig;
152 unsigned prog32Sig;
153 unsigned data32Sig;
154 unsigned syscallSig; 152 unsigned syscallSig;
155 153
156/* 2004-05-09 chy 154/* 2004-05-09 chy
@@ -227,7 +225,6 @@ typedef ARMul_State arm_core_t;
227\***************************************************************************/ 225\***************************************************************************/
228 226
229enum { 227enum {
230 ARM_Fix26_Prop = 0x01,
231 ARM_Nexec_Prop = 0x02, 228 ARM_Nexec_Prop = 0x02,
232 ARM_Debug_Prop = 0x10, 229 ARM_Debug_Prop = 0x10,
233 ARM_Isync_Prop = ARM_Debug_Prop, 230 ARM_Isync_Prop = ARM_Debug_Prop,
@@ -242,19 +239,6 @@ enum {
242 ARM_iWMMXt_Prop = 0x800, 239 ARM_iWMMXt_Prop = 0x800,
243 ARM_PXA27X_Prop = 0x1000, 240 ARM_PXA27X_Prop = 0x1000,
244 ARM_v7_Prop = 0x2000, 241 ARM_v7_Prop = 0x2000,
245
246 // ARM2 family
247 ARM2 = ARM_Fix26_Prop,
248 ARM2as = ARM2,
249 ARM61 = ARM2,
250 ARM3 = ARM2,
251
252 // ARM6 family
253 ARM6 = ARM_Lock_Prop,
254 ARM60 = ARM6,
255 ARM600 = ARM6,
256 ARM610 = ARM6,
257 ARM620 = ARM6
258}; 242};
259 243
260/***************************************************************************\ 244/***************************************************************************\
@@ -287,10 +271,6 @@ enum {
287\***************************************************************************/ 271\***************************************************************************/
288 272
289enum { 273enum {
290 USER26MODE = 0,
291 FIQ26MODE = 1,
292 IRQ26MODE = 2,
293 SVC26MODE = 3,
294 USER32MODE = 16, 274 USER32MODE = 16,
295 FIQ32MODE = 17, 275 FIQ32MODE = 17,
296 IRQ32MODE = 18, 276 IRQ32MODE = 18,