summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorGravatar Lioncash2015-05-26 17:43:05 -0400
committerGravatar Lioncash2015-05-26 17:43:08 -0400
commitf62ab75c675db04f8a3564484cc7d45ca984f393 (patch)
treed41e5c19935d9822d6a573b4e4d2bda49f211661 /src
parentarm_dyncom_interpreter: Remove unused macro (diff)
downloadyuzu-f62ab75c675db04f8a3564484cc7d45ca984f393.tar.gz
yuzu-f62ab75c675db04f8a3564484cc7d45ca984f393.tar.xz
yuzu-f62ab75c675db04f8a3564484cc7d45ca984f393.zip
arm_dyncom_interpreter: Remove unused variable
Thum decoding directly checks if the thumb bit is set instead of using a temporary.
Diffstat (limited to 'src')
-rw-r--r--src/core/arm/dyncom/arm_dyncom_interpreter.cpp6
1 files changed, 1 insertions, 5 deletions
diff --git a/src/core/arm/dyncom/arm_dyncom_interpreter.cpp b/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
index b0a70cda8..b5d1b43cd 100644
--- a/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
+++ b/src/core/arm/dyncom/arm_dyncom_interpreter.cpp
@@ -3564,17 +3564,13 @@ static int InterpreterTranslate(ARMul_State* cpu, int& bb_start, u32 addr) {
3564 unsigned int inst, inst_size = 4; 3564 unsigned int inst, inst_size = 4;
3565 int idx; 3565 int idx;
3566 int ret = NON_BRANCH; 3566 int ret = NON_BRANCH;
3567 int thumb = 0;
3568 int size = 0; // instruction size of basic block 3567 int size = 0; // instruction size of basic block
3569 bb_start = top; 3568 bb_start = top;
3570 3569
3571 if (cpu->TFlag)
3572 thumb = THUMB;
3573
3574 u32 phys_addr = addr; 3570 u32 phys_addr = addr;
3575 u32 pc_start = cpu->Reg[15]; 3571 u32 pc_start = cpu->Reg[15];
3576 3572
3577 while(ret == NON_BRANCH) { 3573 while (ret == NON_BRANCH) {
3578 inst = Memory::Read32(phys_addr & 0xFFFFFFFC); 3574 inst = Memory::Read32(phys_addr & 0xFFFFFFFC);
3579 3575
3580 size++; 3576 size++;