summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorGravatar ReinUsesLisp2018-12-20 23:58:48 -0300
committerGravatar ReinUsesLisp2019-01-15 17:54:50 -0300
commitc9b2a1b051fe386fa33427b527ca626ad3fdbfaf (patch)
treee9a94287060f6ee864ac259444849d75c5fde9ed /src
parentshader_decode: Implement MOV32_IMM (diff)
downloadyuzu-c9b2a1b051fe386fa33427b527ca626ad3fdbfaf.tar.gz
yuzu-c9b2a1b051fe386fa33427b527ca626ad3fdbfaf.tar.xz
yuzu-c9b2a1b051fe386fa33427b527ca626ad3fdbfaf.zip
shader_decode: Implement FMUL32_IMM
Diffstat (limited to 'src')
-rw-r--r--src/video_core/shader/decode/arithmetic_immediate.cpp10
1 files changed, 10 insertions, 0 deletions
diff --git a/src/video_core/shader/decode/arithmetic_immediate.cpp b/src/video_core/shader/decode/arithmetic_immediate.cpp
index 2d385f48a..0e4cbccab 100644
--- a/src/video_core/shader/decode/arithmetic_immediate.cpp
+++ b/src/video_core/shader/decode/arithmetic_immediate.cpp
@@ -21,6 +21,16 @@ u32 ShaderIR::DecodeArithmeticImmediate(BasicBlock& bb, u32 pc) {
21 SetRegister(bb, instr.gpr0, GetImmediate32(instr)); 21 SetRegister(bb, instr.gpr0, GetImmediate32(instr));
22 break; 22 break;
23 } 23 }
24 case OpCode::Id::FMUL32_IMM: {
25 UNIMPLEMENTED_IF_MSG(instr.op_32.generates_cc,
26 "Condition codes generation in FMUL32 is not implemented");
27 Node value =
28 Operation(OperationCode::FMul, PRECISE, GetRegister(instr.gpr8), GetImmediate32(instr));
29 value = GetSaturatedFloat(value, instr.fmul32.saturate);
30
31 SetRegister(bb, instr.gpr0, value);
32 break;
33 }
24 default: 34 default:
25 UNIMPLEMENTED_MSG("Unhandled arithmetic immediate instruction: {}", 35 UNIMPLEMENTED_MSG("Unhandled arithmetic immediate instruction: {}",
26 opcode->get().GetName()); 36 opcode->get().GetName());