summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorGravatar Yuri Kunde Schlesner2015-05-09 00:39:56 -0300
committerGravatar Yuri Kunde Schlesner2015-05-09 01:29:52 -0300
commit1c0b87edc2d8262c06ea4c301bcfc884875f918b (patch)
treef5b49739cc6cb7ca758111c5171c84b2c3152f5f /src
parentLoader: Remove .bin file support (diff)
downloadyuzu-1c0b87edc2d8262c06ea4c301bcfc884875f918b.tar.gz
yuzu-1c0b87edc2d8262c06ea4c301bcfc884875f918b.tar.xz
yuzu-1c0b87edc2d8262c06ea4c301bcfc884875f918b.zip
Memory: Re-organize and rename memory area address constants
Diffstat (limited to 'src')
-rw-r--r--src/core/core.cpp2
-rw-r--r--src/core/hle/kernel/session.h2
-rw-r--r--src/core/hle/kernel/thread.cpp5
-rw-r--r--src/core/hle/service/dsp_dsp.cpp2
-rw-r--r--src/core/loader/3dsx.cpp4
-rw-r--r--src/core/loader/elf.cpp2
-rw-r--r--src/core/mem_map.cpp18
-rw-r--r--src/core/mem_map.h163
-rw-r--r--src/core/mem_map_funcs.cpp64
-rw-r--r--src/video_core/pica.h2
10 files changed, 132 insertions, 132 deletions
diff --git a/src/core/core.cpp b/src/core/core.cpp
index 1c9680d41..bb2ed7a92 100644
--- a/src/core/core.cpp
+++ b/src/core/core.cpp
@@ -63,7 +63,7 @@ int Init() {
63 63
64 // TODO: Whenever TLS is implemented, this should contain 64 // TODO: Whenever TLS is implemented, this should contain
65 // the address of the 0x200-byte TLS 65 // the address of the 0x200-byte TLS
66 g_app_core->SetCP15Register(CP15_THREAD_URO, Memory::KERNEL_MEMORY_VADDR); 66 g_app_core->SetCP15Register(CP15_THREAD_URO, Memory::TLS_AREA_VADDR);
67 67
68 LOG_DEBUG(Core, "Initialized OK"); 68 LOG_DEBUG(Core, "Initialized OK");
69 return 0; 69 return 0;
diff --git a/src/core/hle/kernel/session.h b/src/core/hle/kernel/session.h
index 9e9288e0f..0fd18148a 100644
--- a/src/core/hle/kernel/session.h
+++ b/src/core/hle/kernel/session.h
@@ -17,7 +17,7 @@ static const int kCommandHeaderOffset = 0x80; ///< Offset into command buffer of
17 * @return Pointer to command buffer 17 * @return Pointer to command buffer
18 */ 18 */
19inline static u32* GetCommandBuffer(const int offset=0) { 19inline static u32* GetCommandBuffer(const int offset=0) {
20 return (u32*)Memory::GetPointer(Memory::KERNEL_MEMORY_VADDR + kCommandHeaderOffset + offset); 20 return (u32*)Memory::GetPointer(Memory::TLS_AREA_VADDR + kCommandHeaderOffset + offset);
21} 21}
22 22
23/** 23/**
diff --git a/src/core/hle/kernel/thread.cpp b/src/core/hle/kernel/thread.cpp
index 9577b889a..0a3fd7cb1 100644
--- a/src/core/hle/kernel/thread.cpp
+++ b/src/core/hle/kernel/thread.cpp
@@ -443,7 +443,8 @@ void Thread::BoostPriority(s32 priority) {
443 443
444SharedPtr<Thread> SetupIdleThread() { 444SharedPtr<Thread> SetupIdleThread() {
445 // We need to pass a few valid values to get around parameter checking in Thread::Create. 445 // We need to pass a few valid values to get around parameter checking in Thread::Create.
446 auto thread = Thread::Create("idle", Memory::KERNEL_MEMORY_VADDR, THREADPRIO_LOWEST, 0, 446 // TODO(yuriks): Figure out a way to avoid passing the bogus VAddr parameter
447 auto thread = Thread::Create("idle", Memory::TLS_AREA_VADDR, THREADPRIO_LOWEST, 0,
447 THREADPROCESSORID_0, 0).MoveFrom(); 448 THREADPROCESSORID_0, 0).MoveFrom();
448 449
449 thread->idle = true; 450 thread->idle = true;
@@ -455,7 +456,7 @@ SharedPtr<Thread> SetupMainThread(u32 stack_size, u32 entry_point, s32 priority)
455 456
456 // Initialize new "main" thread 457 // Initialize new "main" thread
457 auto thread_res = Thread::Create("main", entry_point, priority, 0, 458 auto thread_res = Thread::Create("main", entry_point, priority, 0,
458 THREADPROCESSORID_0, Memory::SCRATCHPAD_VADDR_END); 459 THREADPROCESSORID_0, Memory::HEAP_VADDR_END - stack_size);
459 460
460 SharedPtr<Thread> thread = thread_res.MoveFrom(); 461 SharedPtr<Thread> thread = thread_res.MoveFrom();
461 462
diff --git a/src/core/hle/service/dsp_dsp.cpp b/src/core/hle/service/dsp_dsp.cpp
index 20dc4d648..fafb43a2f 100644
--- a/src/core/hle/service/dsp_dsp.cpp
+++ b/src/core/hle/service/dsp_dsp.cpp
@@ -42,7 +42,7 @@ static void ConvertProcessAddressFromDspDram(Service::Interface* self) {
42 u32 addr = cmd_buff[1]; 42 u32 addr = cmd_buff[1];
43 43
44 cmd_buff[1] = 0; // No error 44 cmd_buff[1] = 0; // No error
45 cmd_buff[2] = (addr << 1) + (Memory::DSP_MEMORY_VADDR + 0x40000); 45 cmd_buff[2] = (addr << 1) + (Memory::DSP_RAM_VADDR + 0x40000);
46 46
47 LOG_WARNING(Service_DSP, "(STUBBED) called with address 0x%08X", addr); 47 LOG_WARNING(Service_DSP, "(STUBBED) called with address 0x%08X", addr);
48} 48}
diff --git a/src/core/loader/3dsx.cpp b/src/core/loader/3dsx.cpp
index 15527c5a6..e28986085 100644
--- a/src/core/loader/3dsx.cpp
+++ b/src/core/loader/3dsx.cpp
@@ -234,9 +234,9 @@ ResultStatus AppLoader_THREEDSX::Load() {
234 Kernel::g_current_process->svc_access_mask.set(); 234 Kernel::g_current_process->svc_access_mask.set();
235 Kernel::g_current_process->address_mappings = default_address_mappings; 235 Kernel::g_current_process->address_mappings = default_address_mappings;
236 236
237 Load3DSXFile(*file, Memory::EXEFS_CODE_VADDR); 237 Load3DSXFile(*file, Memory::PROCESS_IMAGE_VADDR);
238 238
239 Kernel::g_current_process->Run(Memory::EXEFS_CODE_VADDR, 48, Kernel::DEFAULT_STACK_SIZE); 239 Kernel::g_current_process->Run(Memory::PROCESS_IMAGE_VADDR, 48, Kernel::DEFAULT_STACK_SIZE);
240 240
241 is_loaded = true; 241 is_loaded = true;
242 return ResultStatus::Success; 242 return ResultStatus::Success;
diff --git a/src/core/loader/elf.cpp b/src/core/loader/elf.cpp
index f86a98b8c..47d4e8cea 100644
--- a/src/core/loader/elf.cpp
+++ b/src/core/loader/elf.cpp
@@ -355,7 +355,7 @@ ResultStatus AppLoader_ELF::Load() {
355 Kernel::g_current_process->address_mappings = default_address_mappings; 355 Kernel::g_current_process->address_mappings = default_address_mappings;
356 356
357 ElfReader elf_reader(&buffer[0]); 357 ElfReader elf_reader(&buffer[0]);
358 elf_reader.LoadInto(Memory::EXEFS_CODE_VADDR); 358 elf_reader.LoadInto(Memory::PROCESS_IMAGE_VADDR);
359 // TODO: Fill application title 359 // TODO: Fill application title
360 360
361 Kernel::g_current_process->Run(elf_reader.GetEntryPoint(), 48, Kernel::DEFAULT_STACK_SIZE); 361 Kernel::g_current_process->Run(elf_reader.GetEntryPoint(), 48, Kernel::DEFAULT_STACK_SIZE);
diff --git a/src/core/mem_map.cpp b/src/core/mem_map.cpp
index 46e271c80..74faf0dce 100644
--- a/src/core/mem_map.cpp
+++ b/src/core/mem_map.cpp
@@ -12,13 +12,12 @@
12namespace Memory { 12namespace Memory {
13 13
14u8* g_exefs_code; ///< ExeFS:/.code is loaded here 14u8* g_exefs_code; ///< ExeFS:/.code is loaded here
15u8* g_system_mem; ///< System memory
16u8* g_heap; ///< Application heap (main memory) 15u8* g_heap; ///< Application heap (main memory)
17u8* g_heap_linear; ///< Linear heap 16u8* g_heap_linear; ///< Linear heap
18u8* g_vram; ///< Video memory (VRAM) pointer 17u8* g_vram; ///< Video memory (VRAM) pointer
19u8* g_shared_mem; ///< Shared memory 18u8* g_shared_mem; ///< Shared memory
20u8* g_dsp_mem; ///< DSP memory 19u8* g_dsp_mem; ///< DSP memory
21u8* g_kernel_mem; ///< Kernel memory 20u8* g_tls_mem; ///< TLS memory
22 21
23namespace { 22namespace {
24 23
@@ -29,14 +28,13 @@ struct MemoryArea {
29 28
30// We don't declare the IO regions in here since its handled by other means. 29// We don't declare the IO regions in here since its handled by other means.
31static MemoryArea memory_areas[] = { 30static MemoryArea memory_areas[] = {
32 {&g_exefs_code, EXEFS_CODE_SIZE }, 31 {&g_exefs_code, PROCESS_IMAGE_MAX_SIZE},
33 {&g_vram, VRAM_SIZE }, 32 {&g_vram, VRAM_SIZE },
34 {&g_heap, HEAP_SIZE }, 33 {&g_heap, HEAP_SIZE },
35 {&g_shared_mem, SHARED_MEMORY_SIZE}, 34 {&g_shared_mem, SHARED_MEMORY_SIZE },
36 {&g_system_mem, SYSTEM_MEMORY_SIZE}, 35 {&g_dsp_mem, DSP_RAM_SIZE },
37 {&g_dsp_mem, DSP_MEMORY_SIZE }, 36 {&g_tls_mem, TLS_AREA_SIZE },
38 {&g_kernel_mem, KERNEL_MEMORY_SIZE}, 37 {&g_heap_linear, LINEAR_HEAP_SIZE },
39 {&g_heap_linear, HEAP_LINEAR_SIZE },
40}; 38};
41 39
42} 40}
diff --git a/src/core/mem_map.h b/src/core/mem_map.h
index fb582d65a..3866a3a11 100644
--- a/src/core/mem_map.h
+++ b/src/core/mem_map.h
@@ -12,79 +12,93 @@ namespace Memory {
12 12
13const u32 PAGE_SIZE = 0x1000; 13const u32 PAGE_SIZE = 0x1000;
14 14
15enum : u32 { 15/// Physical memory regions as seen from the ARM11
16 BOOTROM_SIZE = 0x00010000, ///< Bootrom (super secret code/data @ 0x8000) size 16enum : PAddr {
17 BOOTROM_PADDR = 0x00000000, ///< Bootrom physical address 17 /// IO register area
18 BOOTROM_PADDR_END = (BOOTROM_PADDR + BOOTROM_SIZE), 18 IO_AREA_PADDR = 0x10100000,
19 19 IO_AREA_SIZE = 0x01000000, ///< IO area size (16MB)
20 BOOTROM_MIRROR_SIZE = 0x00010000, ///< Bootrom Mirror size 20 IO_AREA_PADDR_END = IO_AREA_PADDR + IO_AREA_SIZE,
21 BOOTROM_MIRROR_PADDR = 0x00010000, ///< Bootrom Mirror physical address 21
22 BOOTROM_MIRROR_PADDR_END = (BOOTROM_MIRROR_PADDR + BOOTROM_MIRROR_SIZE), 22 /// MPCore internal memory region
23 23 MPCORE_RAM_PADDR = 0x17E00000,
24 MPCORE_PRIV_SIZE = 0x00002000, ///< MPCore private memory region size 24 MPCORE_RAM_SIZE = 0x00002000, ///< MPCore internal memory size (8KB)
25 MPCORE_PRIV_PADDR = 0x17E00000, ///< MPCore private memory region physical address 25 MPCORE_RAM_PADDR_END = MPCORE_RAM_PADDR + MPCORE_RAM_SIZE,
26 MPCORE_PRIV_PADDR_END = (MPCORE_PRIV_PADDR + MPCORE_PRIV_SIZE), 26
27 27 /// Video memory
28 FCRAM_SIZE = 0x08000000, ///< FCRAM size 28 VRAM_PADDR = 0x18000000,
29 FCRAM_PADDR = 0x20000000, ///< FCRAM physical address 29 VRAM_SIZE = 0x00600000, ///< VRAM size (6MB)
30 FCRAM_PADDR_END = (FCRAM_PADDR + FCRAM_SIZE), 30 VRAM_PADDR_END = VRAM_PADDR + VRAM_SIZE,
31 31
32 HEAP_SIZE = FCRAM_SIZE, ///< Application heap size 32 /// DSP memory
33 HEAP_VADDR = 0x08000000, 33 DSP_RAM_PADDR = 0x1FF00000,
34 HEAP_VADDR_END = (HEAP_VADDR + HEAP_SIZE), 34 DSP_RAM_SIZE = 0x00080000, ///< DSP memory size (512KB)
35 35 DSP_RAM_PADDR_END = DSP_RAM_PADDR + DSP_RAM_SIZE,
36 HEAP_LINEAR_SIZE = FCRAM_SIZE, 36
37 HEAP_LINEAR_VADDR = 0x14000000, 37 /// AXI WRAM
38 HEAP_LINEAR_VADDR_END = (HEAP_LINEAR_VADDR + HEAP_LINEAR_SIZE), 38 AXI_WRAM_PADDR = 0x1FF80000,
39 39 AXI_WRAM_SIZE = 0x00080000, ///< AXI WRAM size (512KB)
40 AXI_WRAM_SIZE = 0x00080000, ///< AXI WRAM size 40 AXI_WRAM_PADDR_END = AXI_WRAM_PADDR + AXI_WRAM_SIZE,
41 AXI_WRAM_PADDR = 0x1FF80000, ///< AXI WRAM physical address 41
42 AXI_WRAM_PADDR_END = (AXI_WRAM_PADDR + AXI_WRAM_SIZE), 42 /// Main FCRAM
43 43 FCRAM_PADDR = 0x20000000,
44 SHARED_MEMORY_SIZE = 0x04000000, ///< Shared memory size 44 FCRAM_SIZE = 0x08000000, ///< FCRAM size (128MB)
45 SHARED_MEMORY_VADDR = 0x10000000, ///< Shared memory 45 FCRAM_PADDR_END = FCRAM_PADDR + FCRAM_SIZE,
46 SHARED_MEMORY_VADDR_END = (SHARED_MEMORY_VADDR + SHARED_MEMORY_SIZE), 46};
47 47
48 DSP_MEMORY_SIZE = 0x00080000, ///< DSP memory size 48/// Virtual user-space memory regions
49 DSP_MEMORY_VADDR = 0x1FF00000, ///< DSP memory virtual address 49enum : VAddr {
50 DSP_MEMORY_VADDR_END = (DSP_MEMORY_VADDR + DSP_MEMORY_SIZE), 50 /// Where the application text, data and bss reside.
51 51 PROCESS_IMAGE_VADDR = 0x00100000,
52 CONFIG_MEMORY_SIZE = 0x00001000, ///< Configuration memory size 52 PROCESS_IMAGE_MAX_SIZE = 0x03F00000,
53 CONFIG_MEMORY_VADDR = 0x1FF80000, ///< Configuration memory virtual address 53 PROCESS_IMAGE_VADDR_END = PROCESS_IMAGE_VADDR + PROCESS_IMAGE_MAX_SIZE,
54 CONFIG_MEMORY_VADDR_END = (CONFIG_MEMORY_VADDR + CONFIG_MEMORY_SIZE), 54
55 55 /// Area where IPC buffers are mapped onto.
56 SHARED_PAGE_SIZE = 0x00001000, ///< Shared page size 56 IPC_MAPPING_VADDR = 0x04000000,
57 SHARED_PAGE_VADDR = 0x1FF81000, ///< Shared page virtual address 57 IPC_MAPPING_SIZE = 0x04000000,
58 SHARED_PAGE_VADDR_END = (SHARED_PAGE_VADDR + SHARED_PAGE_SIZE), 58 IPC_MAPPING_VADDR_END = IPC_MAPPING_VADDR + IPC_MAPPING_SIZE,
59 59
60 KERNEL_MEMORY_SIZE = 0x00001000, ///< Kernel memory size 60 /// Application heap (includes stack).
61 KERNEL_MEMORY_VADDR = 0xFFFF0000, ///< Kernel memory where the kthread objects etc are 61 HEAP_VADDR = 0x08000000,
62 KERNEL_MEMORY_VADDR_END = (KERNEL_MEMORY_VADDR + KERNEL_MEMORY_SIZE), 62 HEAP_SIZE = 0x08000000,
63 63 HEAP_VADDR_END = HEAP_VADDR + HEAP_SIZE,
64 EXEFS_CODE_SIZE = 0x03F00000, 64
65 EXEFS_CODE_VADDR = 0x00100000, ///< ExeFS:/.code is loaded here 65 /// Area where shared memory buffers are mapped onto.
66 EXEFS_CODE_VADDR_END = (EXEFS_CODE_VADDR + EXEFS_CODE_SIZE), 66 SHARED_MEMORY_VADDR = 0x10000000,
67 67 SHARED_MEMORY_SIZE = 0x04000000,
68 // Region of FCRAM used by system 68 SHARED_MEMORY_VADDR_END = SHARED_MEMORY_VADDR + SHARED_MEMORY_SIZE,
69 SYSTEM_MEMORY_SIZE = 0x02C00000, ///< 44MB 69
70 SYSTEM_MEMORY_VADDR = 0x04000000, 70 /// Maps 1:1 to an offset in FCRAM. Used for HW allocations that need to be linear in physical memory.
71 SYSTEM_MEMORY_VADDR_END = (SYSTEM_MEMORY_VADDR + SYSTEM_MEMORY_SIZE), 71 LINEAR_HEAP_VADDR = 0x14000000,
72 72 LINEAR_HEAP_SIZE = 0x08000000,
73 HARDWARE_IO_SIZE = 0x01000000, 73 LINEAR_HEAP_VADDR_END = LINEAR_HEAP_VADDR + LINEAR_HEAP_SIZE,
74 HARDWARE_IO_PADDR = 0x10000000, ///< IO physical address start 74
75 HARDWARE_IO_VADDR = 0x1EC00000, ///< IO virtual address start 75 /// Maps 1:1 to the IO register area.
76 HARDWARE_IO_PADDR_END = (HARDWARE_IO_PADDR + HARDWARE_IO_SIZE), 76 IO_AREA_VADDR = 0x1EC00000,
77 HARDWARE_IO_VADDR_END = (HARDWARE_IO_VADDR + HARDWARE_IO_SIZE), 77 IO_AREA_VADDR_END = IO_AREA_VADDR + IO_AREA_SIZE,
78 78
79 VRAM_SIZE = 0x00600000, 79 /// Maps 1:1 to VRAM.
80 VRAM_PADDR = 0x18000000, 80 VRAM_VADDR = 0x1F000000,
81 VRAM_VADDR = 0x1F000000, 81 VRAM_VADDR_END = VRAM_VADDR + VRAM_SIZE,
82 VRAM_PADDR_END = (VRAM_PADDR + VRAM_SIZE), 82
83 VRAM_VADDR_END = (VRAM_VADDR + VRAM_SIZE), 83 /// Maps 1:1 to DSP memory.
84 84 DSP_RAM_VADDR = 0x1FF00000,
85 SCRATCHPAD_SIZE = 0x00004000, ///< Typical stack size - TODO: Read from exheader 85 DSP_RAM_VADDR_END = DSP_RAM_VADDR + DSP_RAM_SIZE,
86 SCRATCHPAD_VADDR_END = 0x10000000, 86
87 SCRATCHPAD_VADDR = (SCRATCHPAD_VADDR_END - SCRATCHPAD_SIZE), ///< Stack space 87 /// Read-only page containing kernel and system configuration values.
88 CONFIG_MEMORY_VADDR = 0x1FF80000,
89 CONFIG_MEMORY_SIZE = 0x00001000,
90 CONFIG_MEMORY_VADDR_END = CONFIG_MEMORY_VADDR + CONFIG_MEMORY_SIZE,
91
92 /// Usually read-only page containing mostly values read from hardware.
93 SHARED_PAGE_VADDR = 0x1FF81000,
94 SHARED_PAGE_SIZE = 0x00001000,
95 SHARED_PAGE_VADDR_END = SHARED_PAGE_VADDR + SHARED_PAGE_SIZE,
96
97 // TODO(yuriks): The exact location and size of this area is uncomfirmed.
98 /// Area where TLS (Thread-Local Storage) buffers are allocated.
99 TLS_AREA_VADDR = 0x1FFA0000,
100 TLS_AREA_SIZE = 0x00002000, // Each TLS buffer is 0x200 bytes, allows for 16 threads
101 TLS_AREA_VADDR_END = TLS_AREA_VADDR + TLS_AREA_SIZE,
88}; 102};
89 103
90//////////////////////////////////////////////////////////////////////////////////////////////////// 104////////////////////////////////////////////////////////////////////////////////////////////////////
@@ -111,9 +125,8 @@ extern u8* g_heap_linear; ///< Linear heap (main memory)
111extern u8* g_heap; ///< Application heap (main memory) 125extern u8* g_heap; ///< Application heap (main memory)
112extern u8* g_vram; ///< Video memory (VRAM) 126extern u8* g_vram; ///< Video memory (VRAM)
113extern u8* g_shared_mem; ///< Shared memory 127extern u8* g_shared_mem; ///< Shared memory
114extern u8* g_kernel_mem; ///< Kernel memory 128extern u8* g_tls_mem; ///< TLS memory
115extern u8* g_dsp_mem; ///< DSP memory 129extern u8* g_dsp_mem; ///< DSP memory
116extern u8* g_system_mem; ///< System memory
117extern u8* g_exefs_code; ///< ExeFS:/.code is loaded here 130extern u8* g_exefs_code; ///< ExeFS:/.code is loaded here
118 131
119void Init(); 132void Init();
diff --git a/src/core/mem_map_funcs.cpp b/src/core/mem_map_funcs.cpp
index 9a19c9bf8..f96ae6e9e 100644
--- a/src/core/mem_map_funcs.cpp
+++ b/src/core/mem_map_funcs.cpp
@@ -29,7 +29,7 @@ VAddr PhysicalToVirtualAddress(const PAddr addr) {
29 } else if ((addr >= VRAM_PADDR) && (addr < VRAM_PADDR_END)) { 29 } else if ((addr >= VRAM_PADDR) && (addr < VRAM_PADDR_END)) {
30 return addr - VRAM_PADDR + VRAM_VADDR; 30 return addr - VRAM_PADDR + VRAM_VADDR;
31 } else if ((addr >= FCRAM_PADDR) && (addr < FCRAM_PADDR_END)) { 31 } else if ((addr >= FCRAM_PADDR) && (addr < FCRAM_PADDR_END)) {
32 return addr - FCRAM_PADDR + HEAP_LINEAR_VADDR; 32 return addr - FCRAM_PADDR + LINEAR_HEAP_VADDR;
33 } 33 }
34 34
35 LOG_ERROR(HW_Memory, "Unknown physical address @ 0x%08x", addr); 35 LOG_ERROR(HW_Memory, "Unknown physical address @ 0x%08x", addr);
@@ -46,8 +46,8 @@ PAddr VirtualToPhysicalAddress(const VAddr addr) {
46 return 0; 46 return 0;
47 } else if ((addr >= VRAM_VADDR) && (addr < VRAM_VADDR_END)) { 47 } else if ((addr >= VRAM_VADDR) && (addr < VRAM_VADDR_END)) {
48 return addr - VRAM_VADDR + VRAM_PADDR; 48 return addr - VRAM_VADDR + VRAM_PADDR;
49 } else if ((addr >= HEAP_LINEAR_VADDR) && (addr < HEAP_LINEAR_VADDR_END)) { 49 } else if ((addr >= LINEAR_HEAP_VADDR) && (addr < LINEAR_HEAP_VADDR_END)) {
50 return addr - HEAP_LINEAR_VADDR + FCRAM_PADDR; 50 return addr - LINEAR_HEAP_VADDR + FCRAM_PADDR;
51 } 51 }
52 52
53 LOG_ERROR(HW_Memory, "Unknown virtual address @ 0x%08x", addr); 53 LOG_ERROR(HW_Memory, "Unknown virtual address @ 0x%08x", addr);
@@ -61,16 +61,16 @@ inline void Read(T &var, const VAddr vaddr) {
61 // Could just do a base-relative read, too.... TODO 61 // Could just do a base-relative read, too.... TODO
62 62
63 // Kernel memory command buffer 63 // Kernel memory command buffer
64 if (vaddr >= KERNEL_MEMORY_VADDR && vaddr < KERNEL_MEMORY_VADDR_END) { 64 if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
65 var = *((const T*)&g_kernel_mem[vaddr - KERNEL_MEMORY_VADDR]); 65 var = *((const T*)&g_tls_mem[vaddr - TLS_AREA_VADDR]);
66 66
67 // ExeFS:/.code is loaded here 67 // ExeFS:/.code is loaded here
68 } else if ((vaddr >= EXEFS_CODE_VADDR) && (vaddr < EXEFS_CODE_VADDR_END)) { 68 } else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
69 var = *((const T*)&g_exefs_code[vaddr - EXEFS_CODE_VADDR]); 69 var = *((const T*)&g_exefs_code[vaddr - PROCESS_IMAGE_VADDR]);
70 70
71 // FCRAM - linear heap 71 // FCRAM - linear heap
72 } else if ((vaddr >= HEAP_LINEAR_VADDR) && (vaddr < HEAP_LINEAR_VADDR_END)) { 72 } else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
73 var = *((const T*)&g_heap_linear[vaddr - HEAP_LINEAR_VADDR]); 73 var = *((const T*)&g_heap_linear[vaddr - LINEAR_HEAP_VADDR]);
74 74
75 // FCRAM - application heap 75 // FCRAM - application heap
76 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) { 76 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
@@ -80,10 +80,6 @@ inline void Read(T &var, const VAddr vaddr) {
80 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) { 80 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
81 var = *((const T*)&g_shared_mem[vaddr - SHARED_MEMORY_VADDR]); 81 var = *((const T*)&g_shared_mem[vaddr - SHARED_MEMORY_VADDR]);
82 82
83 // System memory
84 } else if ((vaddr >= SYSTEM_MEMORY_VADDR) && (vaddr < SYSTEM_MEMORY_VADDR_END)) {
85 var = *((const T*)&g_system_mem[vaddr - SYSTEM_MEMORY_VADDR]);
86
87 // Config memory 83 // Config memory
88 } else if ((vaddr >= CONFIG_MEMORY_VADDR) && (vaddr < CONFIG_MEMORY_VADDR_END)) { 84 } else if ((vaddr >= CONFIG_MEMORY_VADDR) && (vaddr < CONFIG_MEMORY_VADDR_END)) {
89 ConfigMem::Read<T>(var, vaddr); 85 ConfigMem::Read<T>(var, vaddr);
@@ -93,8 +89,8 @@ inline void Read(T &var, const VAddr vaddr) {
93 SharedPage::Read<T>(var, vaddr); 89 SharedPage::Read<T>(var, vaddr);
94 90
95 // DSP memory 91 // DSP memory
96 } else if ((vaddr >= DSP_MEMORY_VADDR) && (vaddr < DSP_MEMORY_VADDR_END)) { 92 } else if ((vaddr >= DSP_RAM_VADDR) && (vaddr < DSP_RAM_VADDR_END)) {
97 var = *((const T*)&g_dsp_mem[vaddr - DSP_MEMORY_VADDR]); 93 var = *((const T*)&g_dsp_mem[vaddr - DSP_RAM_VADDR]);
98 94
99 // VRAM 95 // VRAM
100 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) { 96 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
@@ -109,16 +105,16 @@ template <typename T>
109inline void Write(const VAddr vaddr, const T data) { 105inline void Write(const VAddr vaddr, const T data) {
110 106
111 // Kernel memory command buffer 107 // Kernel memory command buffer
112 if (vaddr >= KERNEL_MEMORY_VADDR && vaddr < KERNEL_MEMORY_VADDR_END) { 108 if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
113 *(T*)&g_kernel_mem[vaddr - KERNEL_MEMORY_VADDR] = data; 109 *(T*)&g_tls_mem[vaddr - TLS_AREA_VADDR] = data;
114 110
115 // ExeFS:/.code is loaded here 111 // ExeFS:/.code is loaded here
116 } else if ((vaddr >= EXEFS_CODE_VADDR) && (vaddr < EXEFS_CODE_VADDR_END)) { 112 } else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
117 *(T*)&g_exefs_code[vaddr - EXEFS_CODE_VADDR] = data; 113 *(T*)&g_exefs_code[vaddr - PROCESS_IMAGE_VADDR] = data;
118 114
119 // FCRAM - linear heap 115 // FCRAM - linear heap
120 } else if ((vaddr >= HEAP_LINEAR_VADDR) && (vaddr < HEAP_LINEAR_VADDR_END)) { 116 } else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
121 *(T*)&g_heap_linear[vaddr - HEAP_LINEAR_VADDR] = data; 117 *(T*)&g_heap_linear[vaddr - LINEAR_HEAP_VADDR] = data;
122 118
123 // FCRAM - application heap 119 // FCRAM - application heap
124 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) { 120 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
@@ -128,17 +124,13 @@ inline void Write(const VAddr vaddr, const T data) {
128 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) { 124 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
129 *(T*)&g_shared_mem[vaddr - SHARED_MEMORY_VADDR] = data; 125 *(T*)&g_shared_mem[vaddr - SHARED_MEMORY_VADDR] = data;
130 126
131 // System memory
132 } else if ((vaddr >= SYSTEM_MEMORY_VADDR) && (vaddr < SYSTEM_MEMORY_VADDR_END)) {
133 *(T*)&g_system_mem[vaddr - SYSTEM_MEMORY_VADDR] = data;
134
135 // VRAM 127 // VRAM
136 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) { 128 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
137 *(T*)&g_vram[vaddr - VRAM_VADDR] = data; 129 *(T*)&g_vram[vaddr - VRAM_VADDR] = data;
138 130
139 // DSP memory 131 // DSP memory
140 } else if ((vaddr >= DSP_MEMORY_VADDR) && (vaddr < DSP_MEMORY_VADDR_END)) { 132 } else if ((vaddr >= DSP_RAM_VADDR) && (vaddr < DSP_RAM_VADDR_END)) {
141 *(T*)&g_dsp_mem[vaddr - DSP_MEMORY_VADDR] = data; 133 *(T*)&g_dsp_mem[vaddr - DSP_RAM_VADDR] = data;
142 134
143 //} else if ((vaddr & 0xFFFF0000) == 0x1FF80000) { 135 //} else if ((vaddr & 0xFFFF0000) == 0x1FF80000) {
144 // ASSERT_MSG(MEMMAP, false, "umimplemented write to Configuration Memory"); 136 // ASSERT_MSG(MEMMAP, false, "umimplemented write to Configuration Memory");
@@ -153,16 +145,16 @@ inline void Write(const VAddr vaddr, const T data) {
153 145
154u8 *GetPointer(const VAddr vaddr) { 146u8 *GetPointer(const VAddr vaddr) {
155 // Kernel memory command buffer 147 // Kernel memory command buffer
156 if (vaddr >= KERNEL_MEMORY_VADDR && vaddr < KERNEL_MEMORY_VADDR_END) { 148 if (vaddr >= TLS_AREA_VADDR && vaddr < TLS_AREA_VADDR_END) {
157 return g_kernel_mem + (vaddr - KERNEL_MEMORY_VADDR); 149 return g_tls_mem + (vaddr - TLS_AREA_VADDR);
158 150
159 // ExeFS:/.code is loaded here 151 // ExeFS:/.code is loaded here
160 } else if ((vaddr >= EXEFS_CODE_VADDR) && (vaddr < EXEFS_CODE_VADDR_END)) { 152 } else if ((vaddr >= PROCESS_IMAGE_VADDR) && (vaddr < PROCESS_IMAGE_VADDR_END)) {
161 return g_exefs_code + (vaddr - EXEFS_CODE_VADDR); 153 return g_exefs_code + (vaddr - PROCESS_IMAGE_VADDR);
162 154
163 // FCRAM - linear heap 155 // FCRAM - linear heap
164 } else if ((vaddr >= HEAP_LINEAR_VADDR) && (vaddr < HEAP_LINEAR_VADDR_END)) { 156 } else if ((vaddr >= LINEAR_HEAP_VADDR) && (vaddr < LINEAR_HEAP_VADDR_END)) {
165 return g_heap_linear + (vaddr - HEAP_LINEAR_VADDR); 157 return g_heap_linear + (vaddr - LINEAR_HEAP_VADDR);
166 158
167 // FCRAM - application heap 159 // FCRAM - application heap
168 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) { 160 } else if ((vaddr >= HEAP_VADDR) && (vaddr < HEAP_VADDR_END)) {
@@ -172,10 +164,6 @@ u8 *GetPointer(const VAddr vaddr) {
172 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) { 164 } else if ((vaddr >= SHARED_MEMORY_VADDR) && (vaddr < SHARED_MEMORY_VADDR_END)) {
173 return g_shared_mem + (vaddr - SHARED_MEMORY_VADDR); 165 return g_shared_mem + (vaddr - SHARED_MEMORY_VADDR);
174 166
175 // System memory
176 } else if ((vaddr >= SYSTEM_MEMORY_VADDR) && (vaddr < SYSTEM_MEMORY_VADDR_END)) {
177 return g_system_mem + (vaddr - SYSTEM_MEMORY_VADDR);
178
179 // VRAM 167 // VRAM
180 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) { 168 } else if ((vaddr >= VRAM_VADDR) && (vaddr < VRAM_VADDR_END)) {
181 return g_vram + (vaddr - VRAM_VADDR); 169 return g_vram + (vaddr - VRAM_VADDR);
@@ -206,7 +194,7 @@ u32 MapBlock_Heap(u32 size, u32 operation, u32 permissions) {
206u32 MapBlock_HeapLinear(u32 size, u32 operation, u32 permissions) { 194u32 MapBlock_HeapLinear(u32 size, u32 operation, u32 permissions) {
207 MemoryBlock block; 195 MemoryBlock block;
208 196
209 block.base_address = HEAP_LINEAR_VADDR; 197 block.base_address = LINEAR_HEAP_VADDR;
210 block.size = size; 198 block.size = size;
211 block.operation = operation; 199 block.operation = operation;
212 block.permissions = permissions; 200 block.permissions = permissions;
diff --git a/src/video_core/pica.h b/src/video_core/pica.h
index a0ba715f3..4c48b6bf7 100644
--- a/src/video_core/pica.h
+++ b/src/video_core/pica.h
@@ -1003,7 +1003,7 @@ inline static u32 PAddrToVAddr(u32 addr) {
1003 if (addr >= Memory::VRAM_PADDR && addr < Memory::VRAM_PADDR + Memory::VRAM_SIZE) { 1003 if (addr >= Memory::VRAM_PADDR && addr < Memory::VRAM_PADDR + Memory::VRAM_SIZE) {
1004 return addr - Memory::VRAM_PADDR + Memory::VRAM_VADDR; 1004 return addr - Memory::VRAM_PADDR + Memory::VRAM_VADDR;
1005 } else if (addr >= Memory::FCRAM_PADDR && addr < Memory::FCRAM_PADDR + Memory::FCRAM_SIZE) { 1005 } else if (addr >= Memory::FCRAM_PADDR && addr < Memory::FCRAM_PADDR + Memory::FCRAM_SIZE) {
1006 return addr - Memory::FCRAM_PADDR + Memory::HEAP_LINEAR_VADDR; 1006 return addr - Memory::FCRAM_PADDR + Memory::LINEAR_HEAP_VADDR;
1007 } else { 1007 } else {
1008 return 0; 1008 return 0;
1009 } 1009 }