diff options
| author | 2018-12-21 02:13:00 -0300 | |
|---|---|---|
| committer | 2019-01-15 17:54:51 -0300 | |
| commit | 078ba28e13b4ecd7fe51e361a577a178faa74b3f (patch) | |
| tree | bb76dd1122859d988237fe15156d6d1975aa92a4 /src | |
| parent | shader_decode: Implement LD_C (diff) | |
| download | yuzu-078ba28e13b4ecd7fe51e361a577a178faa74b3f.tar.gz yuzu-078ba28e13b4ecd7fe51e361a577a178faa74b3f.tar.xz yuzu-078ba28e13b4ecd7fe51e361a577a178faa74b3f.zip | |
shader_decode: Implement ISET
Diffstat (limited to 'src')
| -rw-r--r-- | src/video_core/shader/decode/integer_set.cpp | 28 |
1 files changed, 27 insertions, 1 deletions
diff --git a/src/video_core/shader/decode/integer_set.cpp b/src/video_core/shader/decode/integer_set.cpp index 316a7d8ad..eba1c5123 100644 --- a/src/video_core/shader/decode/integer_set.cpp +++ b/src/video_core/shader/decode/integer_set.cpp | |||
| @@ -16,7 +16,33 @@ u32 ShaderIR::DecodeIntegerSet(BasicBlock& bb, u32 pc) { | |||
| 16 | const Instruction instr = {program_code[pc]}; | 16 | const Instruction instr = {program_code[pc]}; |
| 17 | const auto opcode = OpCode::Decode(instr); | 17 | const auto opcode = OpCode::Decode(instr); |
| 18 | 18 | ||
| 19 | UNIMPLEMENTED(); | 19 | const Node op_a = GetRegister(instr.gpr8); |
| 20 | const Node op_b = [&]() { | ||
| 21 | if (instr.is_b_imm) { | ||
| 22 | return Immediate(instr.alu.GetSignedImm20_20()); | ||
| 23 | } else if (instr.is_b_gpr) { | ||
| 24 | return GetRegister(instr.gpr20); | ||
| 25 | } else { | ||
| 26 | return GetConstBuffer(instr.cbuf34.index, instr.cbuf34.offset); | ||
| 27 | } | ||
| 28 | }(); | ||
| 29 | |||
| 30 | // The iset instruction sets a register to 1.0 or -1 (depending on the bf bit) if the condition | ||
| 31 | // is true, and to 0 otherwise. | ||
| 32 | const Node second_pred = GetPredicate(instr.iset.pred39, instr.iset.neg_pred != 0); | ||
| 33 | const Node first_pred = | ||
| 34 | GetPredicateComparisonInteger(instr.iset.cond, instr.iset.is_signed, op_a, op_b); | ||
| 35 | |||
| 36 | const OperationCode combiner = GetPredicateCombiner(instr.iset.op); | ||
| 37 | |||
| 38 | const Node predicate = Operation(combiner, first_pred, second_pred); | ||
| 39 | |||
| 40 | const Node true_value = instr.iset.bf ? Immediate(1.0f) : Immediate(-1); | ||
| 41 | const Node false_value = instr.iset.bf ? Immediate(0.0f) : Immediate(0); | ||
| 42 | const Node value = | ||
| 43 | Operation(OperationCode::Select, PRECISE, predicate, true_value, false_value); | ||
| 44 | |||
| 45 | SetRegister(bb, instr.gpr0, value); | ||
| 20 | 46 | ||
| 21 | return pc; | 47 | return pc; |
| 22 | } | 48 | } |