summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorGravatar ReinUsesLisp2019-04-01 23:18:13 -0300
committerGravatar ReinUsesLisp2019-04-03 17:12:44 -0300
commit04979560fbf3ca4a3cad39fea5d677997ca5441c (patch)
treebf9bed28b5ac7b109abb6dd71fc688f1006bb982 /src
parentshader_ir/memory: Reduce severity of ST_L cache management and log it (diff)
downloadyuzu-04979560fbf3ca4a3cad39fea5d677997ca5441c.tar.gz
yuzu-04979560fbf3ca4a3cad39fea5d677997ca5441c.tar.xz
yuzu-04979560fbf3ca4a3cad39fea5d677997ca5441c.zip
shader_ir/memory: Reduce severity of LD_L cache management and log it
Diffstat (limited to 'src')
-rw-r--r--src/video_core/engines/shader_bytecode.h7
-rw-r--r--src/video_core/shader/decode/memory.cpp4
2 files changed, 9 insertions, 2 deletions
diff --git a/src/video_core/engines/shader_bytecode.h b/src/video_core/engines/shader_bytecode.h
index 55d32ace6..c41e3f4f0 100644
--- a/src/video_core/engines/shader_bytecode.h
+++ b/src/video_core/engines/shader_bytecode.h
@@ -387,6 +387,13 @@ enum class IpaSampleMode : u64 {
387 Offset = 2, 387 Offset = 2,
388}; 388};
389 389
390enum class LmemLoadCacheManagement : u64 {
391 Default = 0,
392 LU = 1,
393 CI = 2,
394 CV = 3,
395};
396
390enum class LmemStoreCacheManagement : u64 { 397enum class LmemStoreCacheManagement : u64 {
391 Default = 0, 398 Default = 0,
392 CG = 1, 399 CG = 1,
diff --git a/src/video_core/shader/decode/memory.cpp b/src/video_core/shader/decode/memory.cpp
index a272c6233..b2b706cb8 100644
--- a/src/video_core/shader/decode/memory.cpp
+++ b/src/video_core/shader/decode/memory.cpp
@@ -86,8 +86,8 @@ u32 ShaderIR::DecodeMemory(NodeBlock& bb, u32 pc) {
86 break; 86 break;
87 } 87 }
88 case OpCode::Id::LD_L: { 88 case OpCode::Id::LD_L: {
89 UNIMPLEMENTED_IF_MSG(instr.ld_l.unknown == 1, "LD_L Unhandled mode: {}", 89 LOG_DEBUG(HW_GPU, "LD_L cache management mode: {}",
90 static_cast<u32>(instr.ld_l.unknown.Value())); 90 static_cast<u64>(instr.ld_l.unknown.Value()));
91 91
92 const auto GetLmem = [&](s32 offset) { 92 const auto GetLmem = [&](s32 offset) {
93 ASSERT(offset % 4 == 0); 93 ASSERT(offset % 4 == 0);