diff options
| author | 2023-03-14 11:35:37 -0400 | |
|---|---|---|
| committer | 2023-03-14 11:35:37 -0400 | |
| commit | 0c7149d222a42bbc4653f6e56af1e8b0f2a8017d (patch) | |
| tree | e3b2f2d7ab921224b45c7794a7b62c6ea6a236d4 /src/video_core/textures | |
| parent | Merge pull request #9951 from Morph1984/save (diff) | |
| parent | video_core: Update texture format (diff) | |
| download | yuzu-0c7149d222a42bbc4653f6e56af1e8b0f2a8017d.tar.gz yuzu-0c7149d222a42bbc4653f6e56af1e8b0f2a8017d.tar.xz yuzu-0c7149d222a42bbc4653f6e56af1e8b0f2a8017d.zip | |
Merge pull request #9933 from vonchenplus/texture_format
video_core: Update texture format
Diffstat (limited to 'src/video_core/textures')
| -rw-r--r-- | src/video_core/textures/texture.h | 70 |
1 files changed, 35 insertions, 35 deletions
diff --git a/src/video_core/textures/texture.h b/src/video_core/textures/texture.h index 7c4553a53..7e5837b20 100644 --- a/src/video_core/textures/texture.h +++ b/src/video_core/textures/texture.h | |||
| @@ -15,26 +15,26 @@ enum class TextureFormat : u32 { | |||
| 15 | R32G32B32 = 0x02, | 15 | R32G32B32 = 0x02, |
| 16 | R16G16B16A16 = 0x03, | 16 | R16G16B16A16 = 0x03, |
| 17 | R32G32 = 0x04, | 17 | R32G32 = 0x04, |
| 18 | R32_B24G8 = 0x05, | 18 | R32B24G8 = 0x05, |
| 19 | ETC2_RGB = 0x06, | 19 | ETC2_RGB = 0x06, |
| 20 | X8B8G8R8 = 0x07, | 20 | X8B8G8R8 = 0x07, |
| 21 | A8R8G8B8 = 0x08, | 21 | A8B8G8R8 = 0x08, |
| 22 | A2B10G10R10 = 0x09, | 22 | A2B10G10R10 = 0x09, |
| 23 | ETC2_RGB_PTA = 0x0a, | 23 | ETC2_RGB_PTA = 0x0a, |
| 24 | ETC2_RGBA = 0x0b, | 24 | ETC2_RGBA = 0x0b, |
| 25 | R16G16 = 0x0c, | 25 | R16G16 = 0x0c, |
| 26 | R24G8 = 0x0d, | 26 | G8R24 = 0x0d, |
| 27 | R8G24 = 0x0e, | 27 | G24R8 = 0x0e, |
| 28 | R32 = 0x0f, | 28 | R32 = 0x0f, |
| 29 | BC6H_SFLOAT = 0x10, | 29 | BC6H_S16 = 0x10, |
| 30 | BC6H_UFLOAT = 0x11, | 30 | BC6H_U16 = 0x11, |
| 31 | A4B4G4R4 = 0x12, | 31 | A4B4G4R4 = 0x12, |
| 32 | A5B5G5R1 = 0x13, | 32 | A5B5G5R1 = 0x13, |
| 33 | A1B5G5R5 = 0x14, | 33 | A1B5G5R5 = 0x14, |
| 34 | B5G6R5 = 0x15, | 34 | B5G6R5 = 0x15, |
| 35 | B6G5R5 = 0x16, | 35 | B6G5R5 = 0x16, |
| 36 | BC7 = 0x17, | 36 | BC7U = 0x17, |
| 37 | R8G8 = 0x18, | 37 | G8R8 = 0x18, |
| 38 | EAC = 0x19, | 38 | EAC = 0x19, |
| 39 | EACX2 = 0x1a, | 39 | EACX2 = 0x1a, |
| 40 | R16 = 0x1b, | 40 | R16 = 0x1b, |
| @@ -46,33 +46,33 @@ enum class TextureFormat : u32 { | |||
| 46 | B10G11R11 = 0x21, | 46 | B10G11R11 = 0x21, |
| 47 | G8B8G8R8 = 0x22, | 47 | G8B8G8R8 = 0x22, |
| 48 | B8G8R8G8 = 0x23, | 48 | B8G8R8G8 = 0x23, |
| 49 | BC1_RGBA = 0x24, | 49 | DXT1 = 0x24, |
| 50 | BC2 = 0x25, | 50 | DXT23 = 0x25, |
| 51 | BC3 = 0x26, | 51 | DXT45 = 0x26, |
| 52 | BC4 = 0x27, | 52 | DXN1 = 0x27, |
| 53 | BC5 = 0x28, | 53 | DXN2 = 0x28, |
| 54 | S8D24 = 0x29, | 54 | Z24S8 = 0x29, |
| 55 | X8D24 = 0x2a, | 55 | X8Z24 = 0x2a, |
| 56 | D24S8 = 0x2b, | 56 | S8Z24 = 0x2b, |
| 57 | X4V4D24__COV4R4V = 0x2c, | 57 | X4V4Z24__COV4R4V = 0x2c, |
| 58 | X4V4D24__COV8R8V = 0x2d, | 58 | X4V4Z24__COV8R8V = 0x2d, |
| 59 | V8D24__COV4R12V = 0x2e, | 59 | V8Z24__COV4R12V = 0x2e, |
| 60 | D32 = 0x2f, | 60 | Z32 = 0x2f, |
| 61 | D32S8 = 0x30, | 61 | Z32_X24S8 = 0x30, |
| 62 | X8D24_X20V4S8__COV4R4V = 0x31, | 62 | X8Z24_X20V4S8__COV4R4V = 0x31, |
| 63 | X8D24_X20V4S8__COV8R8V = 0x32, | 63 | X8Z24_X20V4S8__COV8R8V = 0x32, |
| 64 | D32_X20V4X8__COV4R4V = 0x33, | 64 | Z32_X20V4X8__COV4R4V = 0x33, |
| 65 | D32_X20V4X8__COV8R8V = 0x34, | 65 | Z32_X20V4X8__COV8R8V = 0x34, |
| 66 | D32_X20V4S8__COV4R4V = 0x35, | 66 | Z32_X20V4S8__COV4R4V = 0x35, |
| 67 | D32_X20V4S8__COV8R8V = 0x36, | 67 | Z32_X20V4S8__COV8R8V = 0x36, |
| 68 | X8D24_X16V8S8__COV4R12V = 0x37, | 68 | X8Z24_X16V8S8__COV4R12V = 0x37, |
| 69 | D32_X16V8X8__COV4R12V = 0x38, | 69 | Z32_X16V8X8__COV4R12V = 0x38, |
| 70 | D32_X16V8S8__COV4R12V = 0x39, | 70 | Z32_X16V8S8__COV4R12V = 0x39, |
| 71 | D16 = 0x3a, | 71 | Z16 = 0x3a, |
| 72 | V8D24__COV8R24V = 0x3b, | 72 | V8Z24__COV8R24V = 0x3b, |
| 73 | X8D24_X16V8S8__COV8R24V = 0x3c, | 73 | X8Z24_X16V8S8__COV8R24V = 0x3c, |
| 74 | D32_X16V8X8__COV8R24V = 0x3d, | 74 | Z32_X16V8X8__COV8R24V = 0x3d, |
| 75 | D32_X16V8S8__COV8R24V = 0x3e, | 75 | Z32_X16V8S8__COV8R24V = 0x3e, |
| 76 | ASTC_2D_4X4 = 0x40, | 76 | ASTC_2D_4X4 = 0x40, |
| 77 | ASTC_2D_5X5 = 0x41, | 77 | ASTC_2D_5X5 = 0x41, |
| 78 | ASTC_2D_6X6 = 0x42, | 78 | ASTC_2D_6X6 = 0x42, |