summaryrefslogtreecommitdiff
path: root/src/video_core/renderer_vulkan
diff options
context:
space:
mode:
authorGravatar liamwhite2022-10-13 20:12:31 -0400
committerGravatar GitHub2022-10-13 20:12:31 -0400
commit553be194f6b1c9d134561b73301b35e220ea89ac (patch)
tree40936d2c70684c248e31a7a5ebe19822bb4cb9e1 /src/video_core/renderer_vulkan
parentMerge pull request #9039 from Kelebek1/auto_backend (diff)
parentrenderer_(opengl/vulkan): Fix tessellation clockwise parameter (diff)
downloadyuzu-553be194f6b1c9d134561b73301b35e220ea89ac.tar.gz
yuzu-553be194f6b1c9d134561b73301b35e220ea89ac.tar.xz
yuzu-553be194f6b1c9d134561b73301b35e220ea89ac.zip
Merge pull request #9067 from Morph1984/tess-cw
renderer_(opengl/vulkan): Fix tessellation clockwise parameter
Diffstat (limited to 'src/video_core/renderer_vulkan')
-rw-r--r--src/video_core/renderer_vulkan/fixed_pipeline_state.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp b/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp
index eab1b8f93..f85ed8e5b 100644
--- a/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp
+++ b/src/video_core/renderer_vulkan/fixed_pipeline_state.cpp
@@ -73,8 +73,8 @@ void FixedPipelineState::Refresh(Tegra::Engines::Maxwell3D& maxwell3d,
73 patch_control_points_minus_one.Assign(regs.patch_vertices - 1); 73 patch_control_points_minus_one.Assign(regs.patch_vertices - 1);
74 tessellation_primitive.Assign(static_cast<u32>(regs.tessellation.params.domain_type.Value())); 74 tessellation_primitive.Assign(static_cast<u32>(regs.tessellation.params.domain_type.Value()));
75 tessellation_spacing.Assign(static_cast<u32>(regs.tessellation.params.spacing.Value())); 75 tessellation_spacing.Assign(static_cast<u32>(regs.tessellation.params.spacing.Value()));
76 tessellation_clockwise.Assign(regs.tessellation.params.output_primitives.Value() != 76 tessellation_clockwise.Assign(regs.tessellation.params.output_primitives.Value() ==
77 Maxwell::Tessellation::OutputPrimitves::Triangles_CCW); 77 Maxwell::Tessellation::OutputPrimitives::Triangles_CW);
78 logic_op_enable.Assign(regs.logic_op.enable != 0 ? 1 : 0); 78 logic_op_enable.Assign(regs.logic_op.enable != 0 ? 1 : 0);
79 logic_op.Assign(PackLogicOp(regs.logic_op.op)); 79 logic_op.Assign(PackLogicOp(regs.logic_op.op));
80 topology.Assign(regs.draw.topology); 80 topology.Assign(regs.draw.topology);