summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/frontend
diff options
context:
space:
mode:
authorGravatar FernandoS272021-05-01 17:16:54 +0200
committerGravatar ameerj2021-07-22 21:51:30 -0400
commit153a77efee629ccdc342e3f3f2fd49488e884233 (patch)
tree2d16b68c77e6963067e1f314446ea45eca858195 /src/shader_recompiler/frontend
parentshader: Implement Int32 SUATOM/SURED (diff)
downloadyuzu-153a77efee629ccdc342e3f3f2fd49488e884233.tar.gz
yuzu-153a77efee629ccdc342e3f3f2fd49488e884233.tar.xz
yuzu-153a77efee629ccdc342e3f3f2fd49488e884233.zip
shader: Stub SR_AFFINITY
Diffstat (limited to 'src/shader_recompiler/frontend')
-rw-r--r--src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp b/src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp
index 01fb6f5e5..fe3cdfa96 100644
--- a/src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp
+++ b/src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp
@@ -159,6 +159,9 @@ enum class SpecialRegister : u64 {
159 return ir.SubgroupGeMask(); 159 return ir.SubgroupGeMask();
160 case SpecialRegister::SR_Y_DIRECTION: 160 case SpecialRegister::SR_Y_DIRECTION:
161 return ir.BitCast<IR::U32>(ir.YDirection()); 161 return ir.BitCast<IR::U32>(ir.YDirection());
162 case SpecialRegister::SR_AFFINITY:
163 // LOG_WARNING(..., "SR_AFFINITY is stubbed");
164 return ir.Imm32(0); // This is the default value hardware returns.
162 default: 165 default:
163 throw NotImplementedException("S2R special register {}", special_register); 166 throw NotImplementedException("S2R special register {}", special_register);
164 } 167 }