diff options
| author | 2022-11-11 08:03:40 -0500 | |
|---|---|---|
| committer | 2022-11-11 08:03:40 -0500 | |
| commit | c973029374a731e13f2de240820c818fa2899c2b (patch) | |
| tree | ab20b418b3c6465e4e9b9503d8d3744f3560ad4b /src/shader_recompiler/frontend/maxwell/translate | |
| parent | Merge pull request #9223 from goldenx86/threadcount (diff) | |
| parent | video_core: Fix few issues in Tess stage (diff) | |
| download | yuzu-c973029374a731e13f2de240820c818fa2899c2b.tar.gz yuzu-c973029374a731e13f2de240820c818fa2899c2b.tar.xz yuzu-c973029374a731e13f2de240820c818fa2899c2b.zip | |
Merge pull request #9167 from vonchenplus/tess
video_core: Fix few issues in Tess stage
Diffstat (limited to 'src/shader_recompiler/frontend/maxwell/translate')
| -rw-r--r-- | src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp b/src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp index 52be12f9c..753c62098 100644 --- a/src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp +++ b/src/shader_recompiler/frontend/maxwell/translate/impl/move_special_register.cpp | |||
| @@ -117,8 +117,7 @@ enum class SpecialRegister : u64 { | |||
| 117 | case SpecialRegister::SR_THREAD_KILL: | 117 | case SpecialRegister::SR_THREAD_KILL: |
| 118 | return IR::U32{ir.Select(ir.IsHelperInvocation(), ir.Imm32(-1), ir.Imm32(0))}; | 118 | return IR::U32{ir.Select(ir.IsHelperInvocation(), ir.Imm32(-1), ir.Imm32(0))}; |
| 119 | case SpecialRegister::SR_INVOCATION_INFO: | 119 | case SpecialRegister::SR_INVOCATION_INFO: |
| 120 | LOG_WARNING(Shader, "(STUBBED) SR_INVOCATION_INFO"); | 120 | return ir.InvocationInfo(); |
| 121 | return ir.Imm32(0x00ff'0000); | ||
| 122 | case SpecialRegister::SR_TID: { | 121 | case SpecialRegister::SR_TID: { |
| 123 | const IR::Value tid{ir.LocalInvocationId()}; | 122 | const IR::Value tid{ir.LocalInvocationId()}; |
| 124 | return ir.BitFieldInsert(ir.BitFieldInsert(IR::U32{ir.CompositeExtract(tid, 0)}, | 123 | return ir.BitFieldInsert(ir.BitFieldInsert(IR::U32{ir.CompositeExtract(tid, 0)}, |