summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/frontend/ir/opcodes.cpp
diff options
context:
space:
mode:
authorGravatar ReinUsesLisp2021-04-15 22:46:11 -0300
committerGravatar ameerj2021-07-22 21:51:27 -0400
commit183855e396cc6918d36fbf3e38ea426e934b4e3e (patch)
treea665794753520c09a1d34d8a086352894ec1cb72 /src/shader_recompiler/frontend/ir/opcodes.cpp
parentshader: Mark atomic instructions as writes (diff)
downloadyuzu-183855e396cc6918d36fbf3e38ea426e934b4e3e.tar.gz
yuzu-183855e396cc6918d36fbf3e38ea426e934b4e3e.tar.xz
yuzu-183855e396cc6918d36fbf3e38ea426e934b4e3e.zip
shader: Implement tessellation shaders, polygon mode and invocation id
Diffstat (limited to '')
-rw-r--r--src/shader_recompiler/frontend/ir/opcodes.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/shader_recompiler/frontend/ir/opcodes.cpp b/src/shader_recompiler/frontend/ir/opcodes.cpp
index 7d3e0b2ab..7f04b647b 100644
--- a/src/shader_recompiler/frontend/ir/opcodes.cpp
+++ b/src/shader_recompiler/frontend/ir/opcodes.cpp
@@ -24,6 +24,7 @@ constexpr Type Label{Type::Label};
24constexpr Type Reg{Type::Reg}; 24constexpr Type Reg{Type::Reg};
25constexpr Type Pred{Type::Pred}; 25constexpr Type Pred{Type::Pred};
26constexpr Type Attribute{Type::Attribute}; 26constexpr Type Attribute{Type::Attribute};
27constexpr Type Patch{Type::Patch};
27constexpr Type U1{Type::U1}; 28constexpr Type U1{Type::U1};
28constexpr Type U8{Type::U8}; 29constexpr Type U8{Type::U8};
29constexpr Type U16{Type::U16}; 30constexpr Type U16{Type::U16};