summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/frontend/ir/microinstruction.cpp
diff options
context:
space:
mode:
authorGravatar ReinUsesLisp2021-03-28 19:53:34 -0300
committerGravatar ameerj2021-07-22 21:51:25 -0400
commite860870dd2244cd87645190c89244f1d2c4c775b (patch)
tree90ff582c6837e7fd873287b5948e9da4ac10d865 /src/shader_recompiler/frontend/ir/microinstruction.cpp
parentshader: Implement ISCADD CC (diff)
downloadyuzu-e860870dd2244cd87645190c89244f1d2c4c775b.tar.gz
yuzu-e860870dd2244cd87645190c89244f1d2c4c775b.tar.xz
yuzu-e860870dd2244cd87645190c89244f1d2c4c775b.zip
shader: Implement LDS, STS, LDL, and STS and use SPIR-V 1.4 when available
Diffstat (limited to 'src/shader_recompiler/frontend/ir/microinstruction.cpp')
-rw-r--r--src/shader_recompiler/frontend/ir/microinstruction.cpp6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/shader_recompiler/frontend/ir/microinstruction.cpp b/src/shader_recompiler/frontend/ir/microinstruction.cpp
index be8eb4d4c..52a5e5034 100644
--- a/src/shader_recompiler/frontend/ir/microinstruction.cpp
+++ b/src/shader_recompiler/frontend/ir/microinstruction.cpp
@@ -76,6 +76,12 @@ bool Inst::MayHaveSideEffects() const noexcept {
76 case Opcode::WriteStorage32: 76 case Opcode::WriteStorage32:
77 case Opcode::WriteStorage64: 77 case Opcode::WriteStorage64:
78 case Opcode::WriteStorage128: 78 case Opcode::WriteStorage128:
79 case Opcode::WriteLocal:
80 case Opcode::WriteSharedU8:
81 case Opcode::WriteSharedU16:
82 case Opcode::WriteSharedU32:
83 case Opcode::WriteSharedU64:
84 case Opcode::WriteSharedU128:
79 return true; 85 return true;
80 default: 86 default:
81 return false; 87 return false;