summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/spirv
diff options
context:
space:
mode:
authorGravatar ReinUsesLisp2021-02-23 04:46:39 -0300
committerGravatar ameerj2021-07-22 21:51:22 -0400
commit9d6a98d950da39dd2a7ca5ad25525de4fb825415 (patch)
treeed7374adf60d5330f78d48f0ccea65fd65702fac /src/shader_recompiler/backend/spirv
parentshader: FMUL, select, RRO, and MUFU fixes (diff)
downloadyuzu-9d6a98d950da39dd2a7ca5ad25525de4fb825415.tar.gz
yuzu-9d6a98d950da39dd2a7ca5ad25525de4fb825415.tar.xz
yuzu-9d6a98d950da39dd2a7ca5ad25525de4fb825415.zip
shader: Implement more of XMAD and FFMA32I and fix XMAD.CBCC
Diffstat (limited to 'src/shader_recompiler/backend/spirv')
-rw-r--r--src/shader_recompiler/backend/spirv/emit_spirv.h4
-rw-r--r--src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp8
2 files changed, 6 insertions, 6 deletions
diff --git a/src/shader_recompiler/backend/spirv/emit_spirv.h b/src/shader_recompiler/backend/spirv/emit_spirv.h
index 130c71996..4b74cf04d 100644
--- a/src/shader_recompiler/backend/spirv/emit_spirv.h
+++ b/src/shader_recompiler/backend/spirv/emit_spirv.h
@@ -224,8 +224,8 @@ void EmitShiftRightArithmetic32(EmitContext& ctx);
224Id EmitBitwiseAnd32(EmitContext& ctx, Id a, Id b); 224Id EmitBitwiseAnd32(EmitContext& ctx, Id a, Id b);
225Id EmitBitwiseOr32(EmitContext& ctx, Id a, Id b); 225Id EmitBitwiseOr32(EmitContext& ctx, Id a, Id b);
226Id EmitBitwiseXor32(EmitContext& ctx, Id a, Id b); 226Id EmitBitwiseXor32(EmitContext& ctx, Id a, Id b);
227void EmitBitFieldInsert(EmitContext& ctx); 227Id EmitBitFieldInsert(EmitContext& ctx, Id base, Id insert, Id offset, Id count);
228void EmitBitFieldSExtract(EmitContext& ctx); 228Id EmitBitFieldSExtract(EmitContext& ctx, Id base, Id offset, Id count);
229Id EmitBitFieldUExtract(EmitContext& ctx, Id base, Id offset, Id count); 229Id EmitBitFieldUExtract(EmitContext& ctx, Id base, Id offset, Id count);
230Id EmitSLessThan(EmitContext& ctx, Id lhs, Id rhs); 230Id EmitSLessThan(EmitContext& ctx, Id lhs, Id rhs);
231Id EmitULessThan(EmitContext& ctx, Id lhs, Id rhs); 231Id EmitULessThan(EmitContext& ctx, Id lhs, Id rhs);
diff --git a/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp b/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
index 329dcb351..8aaa0e381 100644
--- a/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
+++ b/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
@@ -90,12 +90,12 @@ Id EmitBitwiseXor32(EmitContext& ctx, Id a, Id b) {
90 return ctx.OpBitwiseXor(ctx.U32[1], a, b); 90 return ctx.OpBitwiseXor(ctx.U32[1], a, b);
91} 91}
92 92
93void EmitBitFieldInsert(EmitContext&) { 93Id EmitBitFieldInsert(EmitContext& ctx, Id base, Id insert, Id offset, Id count) {
94 throw NotImplementedException("SPIR-V Instruction"); 94 return ctx.OpBitFieldInsert(ctx.U32[1], base, insert, offset, count);
95} 95}
96 96
97void EmitBitFieldSExtract(EmitContext&) { 97Id EmitBitFieldSExtract(EmitContext& ctx, Id base, Id offset, Id count) {
98 throw NotImplementedException("SPIR-V Instruction"); 98 return ctx.OpBitFieldSExtract(ctx.U32[1], base, offset, count);
99} 99}
100 100
101Id EmitBitFieldUExtract(EmitContext& ctx, Id base, Id offset, Id count) { 101Id EmitBitFieldUExtract(EmitContext& ctx, Id base, Id offset, Id count) {