summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/spirv
diff options
context:
space:
mode:
authorGravatar ReinUsesLisp2021-06-22 18:28:21 -0300
committerGravatar ameerj2021-07-22 21:51:39 -0400
commit4397053d5c848deae00d6599f91b1e5c137a9639 (patch)
tree65c858cc489eb5e30eecb14a6222e512ace5e4d8 /src/shader_recompiler/backend/spirv
parentglsl: Fix IADD CC (diff)
downloadyuzu-4397053d5c848deae00d6599f91b1e5c137a9639.tar.gz
yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.tar.xz
yuzu-4397053d5c848deae00d6599f91b1e5c137a9639.zip
shader: Remove IAbs64
Diffstat (limited to 'src/shader_recompiler/backend/spirv')
-rw-r--r--src/shader_recompiler/backend/spirv/emit_spirv_instructions.h1
-rw-r--r--src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp4
2 files changed, 0 insertions, 5 deletions
diff --git a/src/shader_recompiler/backend/spirv/emit_spirv_instructions.h b/src/shader_recompiler/backend/spirv/emit_spirv_instructions.h
index 1181e7b4f..f99c02848 100644
--- a/src/shader_recompiler/backend/spirv/emit_spirv_instructions.h
+++ b/src/shader_recompiler/backend/spirv/emit_spirv_instructions.h
@@ -284,7 +284,6 @@ Id EmitIMul32(EmitContext& ctx, Id a, Id b);
284Id EmitINeg32(EmitContext& ctx, Id value); 284Id EmitINeg32(EmitContext& ctx, Id value);
285Id EmitINeg64(EmitContext& ctx, Id value); 285Id EmitINeg64(EmitContext& ctx, Id value);
286Id EmitIAbs32(EmitContext& ctx, Id value); 286Id EmitIAbs32(EmitContext& ctx, Id value);
287Id EmitIAbs64(EmitContext& ctx, Id value);
288Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift); 287Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift);
289Id EmitShiftLeftLogical64(EmitContext& ctx, Id base, Id shift); 288Id EmitShiftLeftLogical64(EmitContext& ctx, Id base, Id shift);
290Id EmitShiftRightLogical32(EmitContext& ctx, Id base, Id shift); 289Id EmitShiftRightLogical32(EmitContext& ctx, Id base, Id shift);
diff --git a/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp b/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
index 06ab23b1d..3501d7495 100644
--- a/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
+++ b/src/shader_recompiler/backend/spirv/emit_spirv_integer.cpp
@@ -84,10 +84,6 @@ Id EmitIAbs32(EmitContext& ctx, Id value) {
84 return ctx.OpSAbs(ctx.U32[1], value); 84 return ctx.OpSAbs(ctx.U32[1], value);
85} 85}
86 86
87Id EmitIAbs64(EmitContext& ctx, Id value) {
88 return ctx.OpSAbs(ctx.U64, value);
89}
90
91Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift) { 87Id EmitShiftLeftLogical32(EmitContext& ctx, Id base, Id shift) {
92 return ctx.OpShiftLeftLogical(ctx.U32[1], base, shift); 88 return ctx.OpShiftLeftLogical(ctx.U32[1], base, shift);
93} 89}