summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/glsl/reg_alloc.cpp
diff options
context:
space:
mode:
authorGravatar ameerj2021-05-25 20:55:06 -0400
committerGravatar ameerj2021-07-22 21:51:36 -0400
commitb95716e5431e7ddb05239c31080c01aab24a13ac (patch)
tree0de79d8166ee7ebbdb10bcc3a830bf0580d0de3d /src/shader_recompiler/backend/glsl/reg_alloc.cpp
parentglsl: Fix floating point compare ops (diff)
downloadyuzu-b95716e5431e7ddb05239c31080c01aab24a13ac.tar.gz
yuzu-b95716e5431e7ddb05239c31080c01aab24a13ac.tar.xz
yuzu-b95716e5431e7ddb05239c31080c01aab24a13ac.zip
glsl: Update phi node management
Diffstat (limited to 'src/shader_recompiler/backend/glsl/reg_alloc.cpp')
-rw-r--r--src/shader_recompiler/backend/glsl/reg_alloc.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/shader_recompiler/backend/glsl/reg_alloc.cpp b/src/shader_recompiler/backend/glsl/reg_alloc.cpp
index 3de4c1172..c60a87d91 100644
--- a/src/shader_recompiler/backend/glsl/reg_alloc.cpp
+++ b/src/shader_recompiler/backend/glsl/reg_alloc.cpp
@@ -146,10 +146,11 @@ Id RegAlloc::Alloc() {
146 } 146 }
147 register_use[reg] = true; 147 register_use[reg] = true;
148 Id ret{}; 148 Id ret{};
149 ret.index.Assign(static_cast<u32>(reg)); 149 ret.is_valid.Assign(1);
150 ret.is_long.Assign(0); 150 ret.is_long.Assign(0);
151 ret.is_spill.Assign(0); 151 ret.is_spill.Assign(0);
152 ret.is_condition_code.Assign(0); 152 ret.is_condition_code.Assign(0);
153 ret.index.Assign(static_cast<u32>(reg));
153 return ret; 154 return ret;
154 } 155 }
155 } 156 }