summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/glsl/reg_alloc.cpp
diff options
context:
space:
mode:
authorGravatar ameerj2021-05-26 00:16:20 -0400
committerGravatar ameerj2021-07-22 21:51:36 -0400
commit3d086e6130a2c5f0546ccef3b234c65ef2f0c99b (patch)
treeeaddf938c32f9a077ff671db4e9ebe9634304033 /src/shader_recompiler/backend/glsl/reg_alloc.cpp
parentglsl: Track S32 atomics (diff)
downloadyuzu-3d086e6130a2c5f0546ccef3b234c65ef2f0c99b.tar.gz
yuzu-3d086e6130a2c5f0546ccef3b234c65ef2f0c99b.tar.xz
yuzu-3d086e6130a2c5f0546ccef3b234c65ef2f0c99b.zip
glsl: Implement some attribute getters and setters
Diffstat (limited to 'src/shader_recompiler/backend/glsl/reg_alloc.cpp')
-rw-r--r--src/shader_recompiler/backend/glsl/reg_alloc.cpp6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/shader_recompiler/backend/glsl/reg_alloc.cpp b/src/shader_recompiler/backend/glsl/reg_alloc.cpp
index c60a87d91..a080d5341 100644
--- a/src/shader_recompiler/backend/glsl/reg_alloc.cpp
+++ b/src/shader_recompiler/backend/glsl/reg_alloc.cpp
@@ -55,6 +55,8 @@ std::string MakeImm(const IR::Value& value) {
55 return fmt::format("{}ul", value.U64()); 55 return fmt::format("{}ul", value.U64());
56 case IR::Type::F64: 56 case IR::Type::F64:
57 return FormatFloat(fmt::format("{}", value.F64()), IR::Type::F64); 57 return FormatFloat(fmt::format("{}", value.F64()), IR::Type::F64);
58 case IR::Type::Void:
59 return "";
58 default: 60 default:
59 throw NotImplementedException("Immediate type {}", value.Type()); 61 throw NotImplementedException("Immediate type {}", value.Type());
60 } 62 }
@@ -131,6 +133,10 @@ std::string RegAlloc::GetType(Type type, u32 index) {
131 return "uvec2 "; 133 return "uvec2 ";
132 case Type::F32x2: 134 case Type::F32x2:
133 return "vec2 "; 135 return "vec2 ";
136 case Type::U32x4:
137 return "uvec4 ";
138 case Type::F32x4:
139 return "vec4 ";
134 case Type::Void: 140 case Type::Void:
135 return ""; 141 return "";
136 default: 142 default: