summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
diff options
context:
space:
mode:
authorGravatar ameerj2021-05-15 00:53:32 -0400
committerGravatar ameerj2021-07-22 21:51:31 -0400
commitd4f9c798d652b0a225a47ab9032dd56dc49fa0d0 (patch)
tree588fb4aa8613211db70450c4b7e2a537e9b37d8e /src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
parentopengl: Initial (broken) support to GLASM shaders (diff)
downloadyuzu-d4f9c798d652b0a225a47ab9032dd56dc49fa0d0.tar.gz
yuzu-d4f9c798d652b0a225a47ab9032dd56dc49fa0d0.tar.xz
yuzu-d4f9c798d652b0a225a47ab9032dd56dc49fa0d0.zip
glasm: Implement rest of shared mem
Diffstat (limited to 'src/shader_recompiler/backend/glasm/emit_glasm_instructions.h')
-rw-r--r--src/shader_recompiler/backend/glasm/emit_glasm_instructions.h12
1 files changed, 6 insertions, 6 deletions
diff --git a/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h b/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
index 9f76fc6c2..ad640bcb9 100644
--- a/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
+++ b/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
@@ -120,13 +120,13 @@ void EmitWriteStorage64(EmitContext& ctx, const IR::Value& binding, ScalarU32 of
120 Register value); 120 Register value);
121void EmitWriteStorage128(EmitContext& ctx, const IR::Value& binding, ScalarU32 offset, 121void EmitWriteStorage128(EmitContext& ctx, const IR::Value& binding, ScalarU32 offset,
122 Register value); 122 Register value);
123void EmitLoadSharedU8(EmitContext& ctx, ScalarU32 offset); 123void EmitLoadSharedU8(EmitContext& ctx, IR::Inst& inst, ScalarU32 offset);
124void EmitLoadSharedS8(EmitContext& ctx, ScalarU32 offset); 124void EmitLoadSharedS8(EmitContext& ctx, IR::Inst& inst, ScalarU32 offset);
125void EmitLoadSharedU16(EmitContext& ctx, ScalarU32 offset); 125void EmitLoadSharedU16(EmitContext& ctx, IR::Inst& inst, ScalarU32 offset);
126void EmitLoadSharedS16(EmitContext& ctx, ScalarU32 offset); 126void EmitLoadSharedS16(EmitContext& ctx, IR::Inst& inst, ScalarU32 offset);
127void EmitLoadSharedU32(EmitContext& ctx, ScalarU32 offset); 127void EmitLoadSharedU32(EmitContext& ctx, IR::Inst& inst, ScalarU32 offset);
128void EmitLoadSharedU64(EmitContext& ctx, IR::Inst& inst, ScalarU32 offset); 128void EmitLoadSharedU64(EmitContext& ctx, IR::Inst& inst, ScalarU32 offset);
129void EmitLoadSharedU128(EmitContext& ctx, ScalarU32 offset); 129void EmitLoadSharedU128(EmitContext& ctx, IR::Inst& inst, ScalarU32 offset);
130void EmitWriteSharedU8(EmitContext& ctx, ScalarU32 offset, ScalarU32 value); 130void EmitWriteSharedU8(EmitContext& ctx, ScalarU32 offset, ScalarU32 value);
131void EmitWriteSharedU16(EmitContext& ctx, ScalarU32 offset, ScalarU32 value); 131void EmitWriteSharedU16(EmitContext& ctx, ScalarU32 offset, ScalarU32 value);
132void EmitWriteSharedU32(EmitContext& ctx, ScalarU32 offset, ScalarU32 value); 132void EmitWriteSharedU32(EmitContext& ctx, ScalarU32 offset, ScalarU32 value);