summaryrefslogtreecommitdiff
path: root/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
diff options
context:
space:
mode:
authorGravatar ameerj2021-05-09 18:49:27 -0400
committerGravatar ameerj2021-07-22 21:51:30 -0400
commit6705f56029d627941f56e36273fd4548a88e8b63 (patch)
tree18373a6ee96dfaa7b26f52efb8c864fa7b289825 /src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
parentglasm: Reimplement bitwise ops and BFI/BFE (diff)
downloadyuzu-6705f56029d627941f56e36273fd4548a88e8b63.tar.gz
yuzu-6705f56029d627941f56e36273fd4548a88e8b63.tar.xz
yuzu-6705f56029d627941f56e36273fd4548a88e8b63.zip
emit_glasm: Implement more integer alu ops
Diffstat (limited to 'src/shader_recompiler/backend/glasm/emit_glasm_instructions.h')
-rw-r--r--src/shader_recompiler/backend/glasm/emit_glasm_instructions.h22
1 files changed, 11 insertions, 11 deletions
diff --git a/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h b/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
index aef5f7663..b19899624 100644
--- a/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
+++ b/src/shader_recompiler/backend/glasm/emit_glasm_instructions.h
@@ -302,15 +302,15 @@ void EmitIAdd64(EmitContext& ctx, Register a, Register b);
302void EmitISub32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b); 302void EmitISub32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b);
303void EmitISub64(EmitContext& ctx, Register a, Register b); 303void EmitISub64(EmitContext& ctx, Register a, Register b);
304void EmitIMul32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b); 304void EmitIMul32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b);
305void EmitINeg32(EmitContext& ctx, ScalarS32 value); 305void EmitINeg32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value);
306void EmitINeg64(EmitContext& ctx, Register value); 306void EmitINeg64(EmitContext& ctx, Register value);
307void EmitIAbs32(EmitContext& ctx, ScalarS32 value); 307void EmitIAbs32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value);
308void EmitIAbs64(EmitContext& ctx, Register value); 308void EmitIAbs64(EmitContext& ctx, Register value);
309void EmitShiftLeftLogical32(EmitContext& ctx, IR::Inst& inst, ScalarU32 base, ScalarU32 shift); 309void EmitShiftLeftLogical32(EmitContext& ctx, IR::Inst& inst, ScalarU32 base, ScalarU32 shift);
310void EmitShiftLeftLogical64(EmitContext& ctx, Register base, Register shift); 310void EmitShiftLeftLogical64(EmitContext& ctx, Register base, Register shift);
311void EmitShiftRightLogical32(EmitContext& ctx, ScalarU32 base, ScalarU32 shift); 311void EmitShiftRightLogical32(EmitContext& ctx, IR::Inst& inst, ScalarU32 base, ScalarU32 shift);
312void EmitShiftRightLogical64(EmitContext& ctx, Register base, Register shift); 312void EmitShiftRightLogical64(EmitContext& ctx, Register base, Register shift);
313void EmitShiftRightArithmetic32(EmitContext& ctx, ScalarS32 base, ScalarS32 shift); 313void EmitShiftRightArithmetic32(EmitContext& ctx, IR::Inst& inst, ScalarS32 base, ScalarS32 shift);
314void EmitShiftRightArithmetic64(EmitContext& ctx, Register base, Register shift); 314void EmitShiftRightArithmetic64(EmitContext& ctx, Register base, Register shift);
315void EmitBitwiseAnd32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b); 315void EmitBitwiseAnd32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b);
316void EmitBitwiseOr32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b); 316void EmitBitwiseOr32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b);
@@ -322,14 +322,14 @@ void EmitBitFieldSExtract(EmitContext& ctx, IR::Inst& inst, ScalarS32 base, Scal
322void EmitBitFieldUExtract(EmitContext& ctx, IR::Inst& inst, ScalarU32 base, ScalarU32 offset, 322void EmitBitFieldUExtract(EmitContext& ctx, IR::Inst& inst, ScalarU32 base, ScalarU32 offset,
323 ScalarU32 count); 323 ScalarU32 count);
324void EmitBitReverse32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value); 324void EmitBitReverse32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value);
325void EmitBitCount32(EmitContext& ctx, ScalarS32 value); 325void EmitBitCount32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value);
326void EmitBitwiseNot32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value); 326void EmitBitwiseNot32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value);
327void EmitFindSMsb32(EmitContext& ctx, ScalarS32 value); 327void EmitFindSMsb32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value);
328void EmitFindUMsb32(EmitContext& ctx, ScalarU32 value); 328void EmitFindUMsb32(EmitContext& ctx, IR::Inst& inst, ScalarU32 value);
329void EmitSMin32(EmitContext& ctx, ScalarS32 a, ScalarS32 b); 329void EmitSMin32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b);
330void EmitUMin32(EmitContext& ctx, ScalarU32 a, ScalarU32 b); 330void EmitUMin32(EmitContext& ctx, IR::Inst& inst, ScalarU32 a, ScalarU32 b);
331void EmitSMax32(EmitContext& ctx, ScalarS32 a, ScalarS32 b); 331void EmitSMax32(EmitContext& ctx, IR::Inst& inst, ScalarS32 a, ScalarS32 b);
332void EmitUMax32(EmitContext& ctx, ScalarU32 a, ScalarU32 b); 332void EmitUMax32(EmitContext& ctx, IR::Inst& inst, ScalarU32 a, ScalarU32 b);
333void EmitSClamp32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value, ScalarS32 min, ScalarS32 max); 333void EmitSClamp32(EmitContext& ctx, IR::Inst& inst, ScalarS32 value, ScalarS32 min, ScalarS32 max);
334void EmitUClamp32(EmitContext& ctx, IR::Inst& inst, ScalarU32 value, ScalarU32 min, ScalarU32 max); 334void EmitUClamp32(EmitContext& ctx, IR::Inst& inst, ScalarU32 value, ScalarU32 min, ScalarU32 max);
335void EmitSLessThan(EmitContext& ctx, IR::Inst& inst, ScalarS32 lhs, ScalarS32 rhs); 335void EmitSLessThan(EmitContext& ctx, IR::Inst& inst, ScalarS32 lhs, ScalarS32 rhs);
HIC SVNT DRACONES