diff options
| author | 2014-07-11 18:47:09 +0200 | |
|---|---|---|
| committer | 2014-07-22 22:27:27 +0200 | |
| commit | 994d29f416ce8d74560650be7a70e9a028c425c9 (patch) | |
| tree | 33473ba1277c1277910c346a0bf4592ff26e9ae3 /src/core/hw | |
| parent | GPU debugger: Don't keep track of debugging data if no debugger views are act... (diff) | |
| download | yuzu-994d29f416ce8d74560650be7a70e9a028c425c9.tar.gz yuzu-994d29f416ce8d74560650be7a70e9a028c425c9.tar.xz yuzu-994d29f416ce8d74560650be7a70e9a028c425c9.zip | |
Use a more compatible choice of initial framebuffer addresses.
Diffstat (limited to 'src/core/hw')
| -rw-r--r-- | src/core/hw/gpu.h | 32 |
1 files changed, 22 insertions, 10 deletions
diff --git a/src/core/hw/gpu.h b/src/core/hw/gpu.h index 3314ba989..0c7dffec3 100644 --- a/src/core/hw/gpu.h +++ b/src/core/hw/gpu.h | |||
| @@ -51,23 +51,35 @@ enum { | |||
| 51 | TOP_WIDTH = 400, | 51 | TOP_WIDTH = 400, |
| 52 | BOTTOM_WIDTH = 320, | 52 | BOTTOM_WIDTH = 320, |
| 53 | 53 | ||
| 54 | // Physical addresses in FCRAM used by ARM9 applications - these are correct for real hardware | 54 | // Physical addresses in FCRAM (chosen arbitrarily) |
| 55 | PADDR_FRAMEBUFFER_SEL = 0x20184E59, | 55 | PADDR_TOP_LEFT_FRAME1 = 0x201D4C00, |
| 56 | PADDR_TOP_LEFT_FRAME1 = 0x20184E60, | 56 | PADDR_TOP_LEFT_FRAME2 = 0x202D4C00, |
| 57 | PADDR_TOP_RIGHT_FRAME1 = 0x203D4C00, | ||
| 58 | PADDR_TOP_RIGHT_FRAME2 = 0x204D4C00, | ||
| 59 | PADDR_SUB_FRAME1 = 0x205D4C00, | ||
| 60 | PADDR_SUB_FRAME2 = 0x206D4C00, | ||
| 61 | // Physical addresses in FCRAM used by ARM9 applications | ||
| 62 | /* PADDR_TOP_LEFT_FRAME1 = 0x20184E60, | ||
| 57 | PADDR_TOP_LEFT_FRAME2 = 0x201CB370, | 63 | PADDR_TOP_LEFT_FRAME2 = 0x201CB370, |
| 58 | PADDR_TOP_RIGHT_FRAME1 = 0x20282160, | 64 | PADDR_TOP_RIGHT_FRAME1 = 0x20282160, |
| 59 | PADDR_TOP_RIGHT_FRAME2 = 0x202C8670, | 65 | PADDR_TOP_RIGHT_FRAME2 = 0x202C8670, |
| 60 | PADDR_SUB_FRAME1 = 0x202118E0, | 66 | PADDR_SUB_FRAME1 = 0x202118E0, |
| 61 | PADDR_SUB_FRAME2 = 0x20249CF0, | 67 | PADDR_SUB_FRAME2 = 0x20249CF0,*/ |
| 62 | 68 | ||
| 63 | // Physical addresses in VRAM - I'm not sure how these are actually allocated (so not real) | 69 | // Physical addresses in VRAM |
| 64 | PADDR_VRAM_FRAMEBUFFER_SEL = 0x18184E59, | 70 | // TODO: These should just be deduced from the ones above |
| 65 | PADDR_VRAM_TOP_LEFT_FRAME1 = 0x18184E60, | 71 | PADDR_VRAM_TOP_LEFT_FRAME1 = 0x181D4C00, |
| 66 | PADDR_VRAM_TOP_LEFT_FRAME2 = 0x181CB370, | 72 | PADDR_VRAM_TOP_LEFT_FRAME2 = 0x182D4C00, |
| 73 | PADDR_VRAM_TOP_RIGHT_FRAME1 = 0x183D4C00, | ||
| 74 | PADDR_VRAM_TOP_RIGHT_FRAME2 = 0x184D4C00, | ||
| 75 | PADDR_VRAM_SUB_FRAME1 = 0x185D4C00, | ||
| 76 | PADDR_VRAM_SUB_FRAME2 = 0x186D4C00, | ||
| 77 | // Physical addresses in VRAM used by ARM9 applications | ||
| 78 | /* PADDR_VRAM_TOP_LEFT_FRAME2 = 0x181CB370, | ||
| 67 | PADDR_VRAM_TOP_RIGHT_FRAME1 = 0x18282160, | 79 | PADDR_VRAM_TOP_RIGHT_FRAME1 = 0x18282160, |
| 68 | PADDR_VRAM_TOP_RIGHT_FRAME2 = 0x182C8670, | 80 | PADDR_VRAM_TOP_RIGHT_FRAME2 = 0x182C8670, |
| 69 | PADDR_VRAM_SUB_FRAME1 = 0x182118E0, | 81 | PADDR_VRAM_SUB_FRAME1 = 0x182118E0, |
| 70 | PADDR_VRAM_SUB_FRAME2 = 0x18249CF0, | 82 | PADDR_VRAM_SUB_FRAME2 = 0x18249CF0,*/ |
| 71 | }; | 83 | }; |
| 72 | 84 | ||
| 73 | /// Framebuffer location | 85 | /// Framebuffer location |