summaryrefslogtreecommitdiff
path: root/src/core/hw/gpu.cpp
diff options
context:
space:
mode:
authorGravatar wwylele2016-09-27 18:38:42 +0800
committerGravatar wwylele2016-09-29 10:01:34 +0800
commitc88cdc9a2b25a8247a8e087156c51f9a79fdc940 (patch)
tree9b5988ebcce53a272255a0c0f21dfabba5e84d2f /src/core/hw/gpu.cpp
parentrasterizer: separate TextureCopy from DisplayTransfer (diff)
downloadyuzu-c88cdc9a2b25a8247a8e087156c51f9a79fdc940.tar.gz
yuzu-c88cdc9a2b25a8247a8e087156c51f9a79fdc940.tar.xz
yuzu-c88cdc9a2b25a8247a8e087156c51f9a79fdc940.zip
gpu: move MemoryFill, TextureCopy and DisplayTransfer into functions
The old code indented too much to read. Split into functions and do general cleanup.
Diffstat (limited to 'src/core/hw/gpu.cpp')
-rw-r--r--src/core/hw/gpu.cpp496
1 files changed, 249 insertions, 247 deletions
diff --git a/src/core/hw/gpu.cpp b/src/core/hw/gpu.cpp
index 0e6b91e3a..4b3e893db 100644
--- a/src/core/hw/gpu.cpp
+++ b/src/core/hw/gpu.cpp
@@ -80,6 +80,234 @@ static Math::Vec4<u8> DecodePixel(Regs::PixelFormat input_format, const u8* src_
80MICROPROFILE_DEFINE(GPU_DisplayTransfer, "GPU", "DisplayTransfer", MP_RGB(100, 100, 255)); 80MICROPROFILE_DEFINE(GPU_DisplayTransfer, "GPU", "DisplayTransfer", MP_RGB(100, 100, 255));
81MICROPROFILE_DEFINE(GPU_CmdlistProcessing, "GPU", "Cmdlist Processing", MP_RGB(100, 255, 100)); 81MICROPROFILE_DEFINE(GPU_CmdlistProcessing, "GPU", "Cmdlist Processing", MP_RGB(100, 255, 100));
82 82
83static void MemoryFill(const Regs::MemoryFillConfig& config) {
84 u8* start = Memory::GetPhysicalPointer(config.GetStartAddress());
85 u8* end = Memory::GetPhysicalPointer(config.GetEndAddress());
86
87 // TODO: Consider always accelerating and returning vector of
88 // regions that the accelerated fill did not cover to
89 // reduce/eliminate the fill that the cpu has to do.
90 // This would also mean that the flush below is not needed.
91 // Fill should first flush all surfaces that touch but are
92 // not completely within the fill range.
93 // Then fill all completely covered surfaces, and return the
94 // regions that were between surfaces or within the touching
95 // ones for cpu to manually fill here.
96 if (VideoCore::g_renderer->Rasterizer()->AccelerateFill(config))
97 return;
98
99 Memory::RasterizerFlushAndInvalidateRegion(config.GetStartAddress(),
100 config.GetEndAddress() - config.GetStartAddress());
101
102 if (config.fill_24bit) {
103 // fill with 24-bit values
104 for (u8* ptr = start; ptr < end; ptr += 3) {
105 ptr[0] = config.value_24bit_r;
106 ptr[1] = config.value_24bit_g;
107 ptr[2] = config.value_24bit_b;
108 }
109 } else if (config.fill_32bit) {
110 // fill with 32-bit values
111 if (end > start) {
112 u32 value = config.value_32bit;
113 size_t len = (end - start) / sizeof(u32);
114 for (size_t i = 0; i < len; ++i)
115 memcpy(&start[i * sizeof(u32)], &value, sizeof(u32));
116 }
117 } else {
118 // fill with 16-bit values
119 u16 value_16bit = config.value_16bit.Value();
120 for (u8* ptr = start; ptr < end; ptr += sizeof(u16))
121 memcpy(ptr, &value_16bit, sizeof(u16));
122 }
123}
124
125static void DisplayTransfer(const Regs::DisplayTransferConfig& config) {
126 if (VideoCore::g_renderer->Rasterizer()->AccelerateDisplayTransfer(config))
127 return;
128
129 u8* src_pointer = Memory::GetPhysicalPointer(config.GetPhysicalInputAddress());
130 u8* dst_pointer = Memory::GetPhysicalPointer(config.GetPhysicalOutputAddress());
131
132 if (config.scaling > config.ScaleXY) {
133 LOG_CRITICAL(HW_GPU, "Unimplemented display transfer scaling mode %u",
134 config.scaling.Value());
135 UNIMPLEMENTED();
136 return;
137 }
138
139 if (config.input_linear && config.scaling != config.NoScale) {
140 LOG_CRITICAL(HW_GPU, "Scaling is only implemented on tiled input");
141 UNIMPLEMENTED();
142 return;
143 }
144
145 int horizontal_scale = config.scaling != config.NoScale ? 1 : 0;
146 int vertical_scale = config.scaling == config.ScaleXY ? 1 : 0;
147
148 u32 output_width = config.output_width >> horizontal_scale;
149 u32 output_height = config.output_height >> vertical_scale;
150
151 u32 input_size =
152 config.input_width * config.input_height * GPU::Regs::BytesPerPixel(config.input_format);
153 u32 output_size = output_width * output_height * GPU::Regs::BytesPerPixel(config.output_format);
154
155 Memory::RasterizerFlushRegion(config.GetPhysicalInputAddress(), input_size);
156 Memory::RasterizerFlushAndInvalidateRegion(config.GetPhysicalOutputAddress(), output_size);
157
158 for (u32 y = 0; y < output_height; ++y) {
159 for (u32 x = 0; x < output_width; ++x) {
160 Math::Vec4<u8> src_color;
161
162 // Calculate the [x,y] position of the input image
163 // based on the current output position and the scale
164 u32 input_x = x << horizontal_scale;
165 u32 input_y = y << vertical_scale;
166
167 if (config.flip_vertically) {
168 // Flip the y value of the output data,
169 // we do this after calculating the [x,y] position of the input image
170 // to account for the scaling options.
171 y = output_height - y - 1;
172 }
173
174 u32 dst_bytes_per_pixel = GPU::Regs::BytesPerPixel(config.output_format);
175 u32 src_bytes_per_pixel = GPU::Regs::BytesPerPixel(config.input_format);
176 u32 src_offset;
177 u32 dst_offset;
178
179 if (config.input_linear) {
180 if (!config.dont_swizzle) {
181 // Interpret the input as linear and the output as tiled
182 u32 coarse_y = y & ~7;
183 u32 stride = output_width * dst_bytes_per_pixel;
184
185 src_offset = (input_x + input_y * config.input_width) * src_bytes_per_pixel;
186 dst_offset =
187 VideoCore::GetMortonOffset(x, y, dst_bytes_per_pixel) + coarse_y * stride;
188 } else {
189 // Both input and output are linear
190 src_offset = (input_x + input_y * config.input_width) * src_bytes_per_pixel;
191 dst_offset = (x + y * output_width) * dst_bytes_per_pixel;
192 }
193 } else {
194 if (!config.dont_swizzle) {
195 // Interpret the input as tiled and the output as linear
196 u32 coarse_y = input_y & ~7;
197 u32 stride = config.input_width * src_bytes_per_pixel;
198
199 src_offset = VideoCore::GetMortonOffset(input_x, input_y, src_bytes_per_pixel) +
200 coarse_y * stride;
201 dst_offset = (x + y * output_width) * dst_bytes_per_pixel;
202 } else {
203 // Both input and output are tiled
204 u32 out_coarse_y = y & ~7;
205 u32 out_stride = output_width * dst_bytes_per_pixel;
206
207 u32 in_coarse_y = input_y & ~7;
208 u32 in_stride = config.input_width * src_bytes_per_pixel;
209
210 src_offset = VideoCore::GetMortonOffset(input_x, input_y, src_bytes_per_pixel) +
211 in_coarse_y * in_stride;
212 dst_offset = VideoCore::GetMortonOffset(x, y, dst_bytes_per_pixel) +
213 out_coarse_y * out_stride;
214 }
215 }
216
217 const u8* src_pixel = src_pointer + src_offset;
218 src_color = DecodePixel(config.input_format, src_pixel);
219 if (config.scaling == config.ScaleX) {
220 Math::Vec4<u8> pixel =
221 DecodePixel(config.input_format, src_pixel + src_bytes_per_pixel);
222 src_color = ((src_color + pixel) / 2).Cast<u8>();
223 } else if (config.scaling == config.ScaleXY) {
224 Math::Vec4<u8> pixel1 =
225 DecodePixel(config.input_format, src_pixel + 1 * src_bytes_per_pixel);
226 Math::Vec4<u8> pixel2 =
227 DecodePixel(config.input_format, src_pixel + 2 * src_bytes_per_pixel);
228 Math::Vec4<u8> pixel3 =
229 DecodePixel(config.input_format, src_pixel + 3 * src_bytes_per_pixel);
230 src_color = (((src_color + pixel1) + (pixel2 + pixel3)) / 4).Cast<u8>();
231 }
232
233 u8* dst_pixel = dst_pointer + dst_offset;
234 switch (config.output_format) {
235 case Regs::PixelFormat::RGBA8:
236 Color::EncodeRGBA8(src_color, dst_pixel);
237 break;
238
239 case Regs::PixelFormat::RGB8:
240 Color::EncodeRGB8(src_color, dst_pixel);
241 break;
242
243 case Regs::PixelFormat::RGB565:
244 Color::EncodeRGB565(src_color, dst_pixel);
245 break;
246
247 case Regs::PixelFormat::RGB5A1:
248 Color::EncodeRGB5A1(src_color, dst_pixel);
249 break;
250
251 case Regs::PixelFormat::RGBA4:
252 Color::EncodeRGBA4(src_color, dst_pixel);
253 break;
254
255 default:
256 LOG_ERROR(HW_GPU, "Unknown destination framebuffer format %x",
257 config.output_format.Value());
258 break;
259 }
260 }
261 }
262}
263
264static void TextureCopy(const Regs::DisplayTransferConfig& config) {
265 if (VideoCore::g_renderer->Rasterizer()->AccelerateTextureCopy(config))
266 return;
267
268 u8* src_pointer = Memory::GetPhysicalPointer(config.GetPhysicalInputAddress());
269 u8* dst_pointer = Memory::GetPhysicalPointer(config.GetPhysicalOutputAddress());
270
271 u32 input_width = config.texture_copy.input_width * 16;
272 u32 input_gap = config.texture_copy.input_gap * 16;
273 u32 output_width = config.texture_copy.output_width * 16;
274 u32 output_gap = config.texture_copy.output_gap * 16;
275
276 size_t contiguous_input_size =
277 config.texture_copy.size / input_width * (input_width + input_gap);
278 Memory::RasterizerFlushRegion(config.GetPhysicalInputAddress(),
279 static_cast<u32>(contiguous_input_size));
280
281 size_t contiguous_output_size =
282 config.texture_copy.size / output_width * (output_width + output_gap);
283 Memory::RasterizerFlushAndInvalidateRegion(config.GetPhysicalOutputAddress(),
284 static_cast<u32>(contiguous_output_size));
285
286 u32 remaining_size = config.texture_copy.size;
287 u32 remaining_input = input_width;
288 u32 remaining_output = output_width;
289 while (remaining_size > 0) {
290 u32 copy_size = std::min({remaining_input, remaining_output, remaining_size});
291
292 std::memcpy(dst_pointer, src_pointer, copy_size);
293 src_pointer += copy_size;
294 dst_pointer += copy_size;
295
296 remaining_input -= copy_size;
297 remaining_output -= copy_size;
298 remaining_size -= copy_size;
299
300 if (remaining_input == 0) {
301 remaining_input = input_width;
302 src_pointer += input_gap;
303 }
304 if (remaining_output == 0) {
305 remaining_output = output_width;
306 dst_pointer += output_gap;
307 }
308 }
309}
310
83template <typename T> 311template <typename T>
84inline void Write(u32 addr, const T data) { 312inline void Write(u32 addr, const T data) {
85 addr -= HW::VADDR_GPU; 313 addr -= HW::VADDR_GPU;
@@ -102,55 +330,14 @@ inline void Write(u32 addr, const T data) {
102 auto& config = g_regs.memory_fill_config[is_second_filler]; 330 auto& config = g_regs.memory_fill_config[is_second_filler];
103 331
104 if (config.trigger) { 332 if (config.trigger) {
105 if (config.address_start) { // Some games pass invalid values here 333 MemoryFill(config);
106 u8* start = Memory::GetPhysicalPointer(config.GetStartAddress()); 334 LOG_TRACE(HW_GPU, "MemoryFill from 0x%08x to 0x%08x", config.GetStartAddress(),
107 u8* end = Memory::GetPhysicalPointer(config.GetEndAddress()); 335 config.GetEndAddress());
108 336
109 // TODO: Consider always accelerating and returning vector of 337 if (!is_second_filler) {
110 // regions that the accelerated fill did not cover to 338 GSP_GPU::SignalInterrupt(GSP_GPU::InterruptId::PSC0);
111 // reduce/eliminate the fill that the cpu has to do. 339 } else {
112 // This would also mean that the flush below is not needed. 340 GSP_GPU::SignalInterrupt(GSP_GPU::InterruptId::PSC1);
113 // Fill should first flush all surfaces that touch but are
114 // not completely within the fill range.
115 // Then fill all completely covered surfaces, and return the
116 // regions that were between surfaces or within the touching
117 // ones for cpu to manually fill here.
118 if (!VideoCore::g_renderer->Rasterizer()->AccelerateFill(config)) {
119 Memory::RasterizerFlushAndInvalidateRegion(config.GetStartAddress(),
120 config.GetEndAddress() -
121 config.GetStartAddress());
122
123 if (config.fill_24bit) {
124 // fill with 24-bit values
125 for (u8* ptr = start; ptr < end; ptr += 3) {
126 ptr[0] = config.value_24bit_r;
127 ptr[1] = config.value_24bit_g;
128 ptr[2] = config.value_24bit_b;
129 }
130 } else if (config.fill_32bit) {
131 // fill with 32-bit values
132 if (end > start) {
133 u32 value = config.value_32bit;
134 size_t len = (end - start) / sizeof(u32);
135 for (size_t i = 0; i < len; ++i)
136 memcpy(&start[i * sizeof(u32)], &value, sizeof(u32));
137 }
138 } else {
139 // fill with 16-bit values
140 u16 value_16bit = config.value_16bit.Value();
141 for (u8* ptr = start; ptr < end; ptr += sizeof(u16))
142 memcpy(ptr, &value_16bit, sizeof(u16));
143 }
144 }
145
146 LOG_TRACE(HW_GPU, "MemoryFill from 0x%08x to 0x%08x", config.GetStartAddress(),
147 config.GetEndAddress());
148
149 if (!is_second_filler) {
150 GSP_GPU::SignalInterrupt(GSP_GPU::InterruptId::PSC0);
151 } else {
152 GSP_GPU::SignalInterrupt(GSP_GPU::InterruptId::PSC1);
153 }
154 } 341 }
155 342
156 // Reset "trigger" flag and set the "finish" flag 343 // Reset "trigger" flag and set the "finish" flag
@@ -171,207 +358,22 @@ inline void Write(u32 addr, const T data) {
171 Pica::g_debug_context->OnEvent(Pica::DebugContext::Event::IncomingDisplayTransfer, 358 Pica::g_debug_context->OnEvent(Pica::DebugContext::Event::IncomingDisplayTransfer,
172 nullptr); 359 nullptr);
173 360
174 if (!VideoCore::g_renderer->Rasterizer()->AccelerateDisplayTransfer(config)) { 361 if (config.is_texture_copy) {
175 u8* src_pointer = Memory::GetPhysicalPointer(config.GetPhysicalInputAddress()); 362 TextureCopy(config);
176 u8* dst_pointer = Memory::GetPhysicalPointer(config.GetPhysicalOutputAddress()); 363 LOG_TRACE(HW_GPU, "TextureCopy: 0x%X bytes from 0x%08X(%u+%u)-> "
177 364 "0x%08X(%u+%u), flags 0x%08X",
178 if (config.is_texture_copy) { 365 config.texture_copy.size, config.GetPhysicalInputAddress(),
179 u32 input_width = config.texture_copy.input_width * 16; 366 config.texture_copy.input_width * 16, config.texture_copy.input_gap * 16,
180 u32 input_gap = config.texture_copy.input_gap * 16; 367 config.GetPhysicalOutputAddress(), config.texture_copy.output_width * 16,
181 u32 output_width = config.texture_copy.output_width * 16; 368 config.texture_copy.output_gap * 16, config.flags);
182 u32 output_gap = config.texture_copy.output_gap * 16; 369 } else {
183 370 DisplayTransfer(config);
184 size_t contiguous_input_size = 371 LOG_TRACE(HW_GPU, "DisplayTransfer: 0x%08x(%ux%u)-> "
185 config.texture_copy.size / input_width * (input_width + input_gap);
186 Memory::RasterizerFlushRegion(config.GetPhysicalInputAddress(),
187 static_cast<u32>(contiguous_input_size));
188
189 size_t contiguous_output_size =
190 config.texture_copy.size / output_width * (output_width + output_gap);
191 Memory::RasterizerFlushAndInvalidateRegion(
192 config.GetPhysicalOutputAddress(),
193 static_cast<u32>(contiguous_output_size));
194
195 u32 remaining_size = config.texture_copy.size;
196 u32 remaining_input = input_width;
197 u32 remaining_output = output_width;
198 while (remaining_size > 0) {
199 u32 copy_size =
200 std::min({remaining_input, remaining_output, remaining_size});
201
202 std::memcpy(dst_pointer, src_pointer, copy_size);
203 src_pointer += copy_size;
204 dst_pointer += copy_size;
205
206 remaining_input -= copy_size;
207 remaining_output -= copy_size;
208 remaining_size -= copy_size;
209
210 if (remaining_input == 0) {
211 remaining_input = input_width;
212 src_pointer += input_gap;
213 }
214 if (remaining_output == 0) {
215 remaining_output = output_width;
216 dst_pointer += output_gap;
217 }
218 }
219
220 LOG_TRACE(
221 HW_GPU,
222 "TextureCopy: 0x%X bytes from 0x%08X(%u+%u)-> 0x%08X(%u+%u), flags 0x%08X",
223 config.texture_copy.size, config.GetPhysicalInputAddress(), input_width,
224 input_gap, config.GetPhysicalOutputAddress(), output_width, output_gap,
225 config.flags);
226
227 GSP_GPU::SignalInterrupt(GSP_GPU::InterruptId::PPF);
228 break;
229 }
230
231 if (config.scaling > config.ScaleXY) {
232 LOG_CRITICAL(HW_GPU, "Unimplemented display transfer scaling mode %u",
233 config.scaling.Value());
234 UNIMPLEMENTED();
235 break;
236 }
237
238 if (config.input_linear && config.scaling != config.NoScale) {
239 LOG_CRITICAL(HW_GPU, "Scaling is only implemented on tiled input");
240 UNIMPLEMENTED();
241 break;
242 }
243
244 int horizontal_scale = config.scaling != config.NoScale ? 1 : 0;
245 int vertical_scale = config.scaling == config.ScaleXY ? 1 : 0;
246
247 u32 output_width = config.output_width >> horizontal_scale;
248 u32 output_height = config.output_height >> vertical_scale;
249
250 u32 input_size = config.input_width * config.input_height *
251 GPU::Regs::BytesPerPixel(config.input_format);
252 u32 output_size =
253 output_width * output_height * GPU::Regs::BytesPerPixel(config.output_format);
254
255 Memory::RasterizerFlushRegion(config.GetPhysicalInputAddress(), input_size);
256 Memory::RasterizerFlushAndInvalidateRegion(config.GetPhysicalOutputAddress(),
257 output_size);
258
259 for (u32 y = 0; y < output_height; ++y) {
260 for (u32 x = 0; x < output_width; ++x) {
261 Math::Vec4<u8> src_color;
262
263 // Calculate the [x,y] position of the input image
264 // based on the current output position and the scale
265 u32 input_x = x << horizontal_scale;
266 u32 input_y = y << vertical_scale;
267
268 if (config.flip_vertically) {
269 // Flip the y value of the output data,
270 // we do this after calculating the [x,y] position of the input image
271 // to account for the scaling options.
272 y = output_height - y - 1;
273 }
274
275 u32 dst_bytes_per_pixel = GPU::Regs::BytesPerPixel(config.output_format);
276 u32 src_bytes_per_pixel = GPU::Regs::BytesPerPixel(config.input_format);
277 u32 src_offset;
278 u32 dst_offset;
279
280 if (config.input_linear) {
281 if (!config.dont_swizzle) {
282 // Interpret the input as linear and the output as tiled
283 u32 coarse_y = y & ~7;
284 u32 stride = output_width * dst_bytes_per_pixel;
285
286 src_offset =
287 (input_x + input_y * config.input_width) * src_bytes_per_pixel;
288 dst_offset = VideoCore::GetMortonOffset(x, y, dst_bytes_per_pixel) +
289 coarse_y * stride;
290 } else {
291 // Both input and output are linear
292 src_offset =
293 (input_x + input_y * config.input_width) * src_bytes_per_pixel;
294 dst_offset = (x + y * output_width) * dst_bytes_per_pixel;
295 }
296 } else {
297 if (!config.dont_swizzle) {
298 // Interpret the input as tiled and the output as linear
299 u32 coarse_y = input_y & ~7;
300 u32 stride = config.input_width * src_bytes_per_pixel;
301
302 src_offset = VideoCore::GetMortonOffset(input_x, input_y,
303 src_bytes_per_pixel) +
304 coarse_y * stride;
305 dst_offset = (x + y * output_width) * dst_bytes_per_pixel;
306 } else {
307 // Both input and output are tiled
308 u32 out_coarse_y = y & ~7;
309 u32 out_stride = output_width * dst_bytes_per_pixel;
310
311 u32 in_coarse_y = input_y & ~7;
312 u32 in_stride = config.input_width * src_bytes_per_pixel;
313
314 src_offset = VideoCore::GetMortonOffset(input_x, input_y,
315 src_bytes_per_pixel) +
316 in_coarse_y * in_stride;
317 dst_offset = VideoCore::GetMortonOffset(x, y, dst_bytes_per_pixel) +
318 out_coarse_y * out_stride;
319 }
320 }
321
322 const u8* src_pixel = src_pointer + src_offset;
323 src_color = DecodePixel(config.input_format, src_pixel);
324 if (config.scaling == config.ScaleX) {
325 Math::Vec4<u8> pixel =
326 DecodePixel(config.input_format, src_pixel + src_bytes_per_pixel);
327 src_color = ((src_color + pixel) / 2).Cast<u8>();
328 } else if (config.scaling == config.ScaleXY) {
329 Math::Vec4<u8> pixel1 = DecodePixel(
330 config.input_format, src_pixel + 1 * src_bytes_per_pixel);
331 Math::Vec4<u8> pixel2 = DecodePixel(
332 config.input_format, src_pixel + 2 * src_bytes_per_pixel);
333 Math::Vec4<u8> pixel3 = DecodePixel(
334 config.input_format, src_pixel + 3 * src_bytes_per_pixel);
335 src_color = (((src_color + pixel1) + (pixel2 + pixel3)) / 4).Cast<u8>();
336 }
337
338 u8* dst_pixel = dst_pointer + dst_offset;
339 switch (config.output_format) {
340 case Regs::PixelFormat::RGBA8:
341 Color::EncodeRGBA8(src_color, dst_pixel);
342 break;
343
344 case Regs::PixelFormat::RGB8:
345 Color::EncodeRGB8(src_color, dst_pixel);
346 break;
347
348 case Regs::PixelFormat::RGB565:
349 Color::EncodeRGB565(src_color, dst_pixel);
350 break;
351
352 case Regs::PixelFormat::RGB5A1:
353 Color::EncodeRGB5A1(src_color, dst_pixel);
354 break;
355
356 case Regs::PixelFormat::RGBA4:
357 Color::EncodeRGBA4(src_color, dst_pixel);
358 break;
359
360 default:
361 LOG_ERROR(HW_GPU, "Unknown destination framebuffer format %x",
362 config.output_format.Value());
363 break;
364 }
365 }
366 }
367
368 LOG_TRACE(HW_GPU, "DisplayTriggerTransfer: 0x%08x bytes from 0x%08x(%ux%u)-> "
369 "0x%08x(%ux%u), dst format %x, flags 0x%08X", 372 "0x%08x(%ux%u), dst format %x, flags 0x%08X",
370 config.output_height * output_width *
371 GPU::Regs::BytesPerPixel(config.output_format),
372 config.GetPhysicalInputAddress(), config.input_width.Value(), 373 config.GetPhysicalInputAddress(), config.input_width.Value(),
373 config.input_height.Value(), config.GetPhysicalOutputAddress(), 374 config.input_height.Value(), config.GetPhysicalOutputAddress(),
374 output_width, output_height, config.output_format.Value(), config.flags); 375 config.output_width.Value(), config.output_height.Value(),
376 config.output_format.Value(), config.flags);
375 } 377 }
376 378
377 g_regs.display_transfer_config.trigger = 0; 379 g_regs.display_transfer_config.trigger = 0;