summaryrefslogtreecommitdiff
path: root/src/core/hw/gpu.cpp
diff options
context:
space:
mode:
authorGravatar Tony Wasserka2014-07-11 19:10:08 +0200
committerGravatar Tony Wasserka2014-07-23 00:33:08 +0200
commit0b4055c1520fbe7f697d2f1f93a85b559504cca4 (patch)
treeee387998414415a41a83628ab9d61772a2c494aa /src/core/hw/gpu.cpp
parentGPU: Properly implement display transfers. (diff)
downloadyuzu-0b4055c1520fbe7f697d2f1f93a85b559504cca4.tar.gz
yuzu-0b4055c1520fbe7f697d2f1f93a85b559504cca4.tar.xz
yuzu-0b4055c1520fbe7f697d2f1f93a85b559504cca4.zip
GPU: Add proper framebuffer register handling.
Diffstat (limited to 'src/core/hw/gpu.cpp')
-rw-r--r--src/core/hw/gpu.cpp53
1 files changed, 52 insertions, 1 deletions
diff --git a/src/core/hw/gpu.cpp b/src/core/hw/gpu.cpp
index e05e1b023..fad3439c8 100644
--- a/src/core/hw/gpu.cpp
+++ b/src/core/hw/gpu.cpp
@@ -84,6 +84,10 @@ const u8* GetFramebufferPointer(const u32 address) {
84template <typename T> 84template <typename T>
85inline void Read(T &var, const u32 addr) { 85inline void Read(T &var, const u32 addr) {
86 switch (addr) { 86 switch (addr) {
87 case Registers::FramebufferTopSize:
88 var = g_regs.top_framebuffer.size;
89 break;
90
87 case Registers::FramebufferTopLeft1: 91 case Registers::FramebufferTopLeft1:
88 var = g_regs.framebuffer_top_left_1; 92 var = g_regs.framebuffer_top_left_1;
89 break; 93 break;
@@ -92,6 +96,18 @@ inline void Read(T &var, const u32 addr) {
92 var = g_regs.framebuffer_top_left_2; 96 var = g_regs.framebuffer_top_left_2;
93 break; 97 break;
94 98
99 case Registers::FramebufferTopFormat:
100 var = g_regs.top_framebuffer.format;
101 break;
102
103 case Registers::FramebufferTopSwapBuffers:
104 var = g_regs.top_framebuffer.active_fb;
105 break;
106
107 case Registers::FramebufferTopStride:
108 var = g_regs.top_framebuffer.stride;
109 break;
110
95 case Registers::FramebufferTopRight1: 111 case Registers::FramebufferTopRight1:
96 var = g_regs.framebuffer_top_right_1; 112 var = g_regs.framebuffer_top_right_1;
97 break; 113 break;
@@ -100,6 +116,10 @@ inline void Read(T &var, const u32 addr) {
100 var = g_regs.framebuffer_top_right_2; 116 var = g_regs.framebuffer_top_right_2;
101 break; 117 break;
102 118
119 case Registers::FramebufferSubSize:
120 var = g_regs.sub_framebuffer.size;
121 break;
122
103 case Registers::FramebufferSubLeft1: 123 case Registers::FramebufferSubLeft1:
104 var = g_regs.framebuffer_sub_left_1; 124 var = g_regs.framebuffer_sub_left_1;
105 break; 125 break;
@@ -108,6 +128,26 @@ inline void Read(T &var, const u32 addr) {
108 var = g_regs.framebuffer_sub_right_1; 128 var = g_regs.framebuffer_sub_right_1;
109 break; 129 break;
110 130
131 case Registers::FramebufferSubFormat:
132 var = g_regs.sub_framebuffer.format;
133 break;
134
135 case Registers::FramebufferSubSwapBuffers:
136 var = g_regs.sub_framebuffer.active_fb;
137 break;
138
139 case Registers::FramebufferSubStride:
140 var = g_regs.sub_framebuffer.stride;
141 break;
142
143 case Registers::FramebufferSubLeft2:
144 var = g_regs.framebuffer_sub_left_2;
145 break;
146
147 case Registers::FramebufferSubRight2:
148 var = g_regs.framebuffer_sub_right_2;
149 break;
150
111 case Registers::DisplayInputBufferAddr: 151 case Registers::DisplayInputBufferAddr:
112 var = g_regs.display_transfer.input_address; 152 var = g_regs.display_transfer.input_address;
113 break; 153 break;
@@ -154,6 +194,17 @@ inline void Read(T &var, const u32 addr) {
154template <typename T> 194template <typename T>
155inline void Write(u32 addr, const T data) { 195inline void Write(u32 addr, const T data) {
156 switch (static_cast<Registers::Id>(addr)) { 196 switch (static_cast<Registers::Id>(addr)) {
197 // TODO: Framebuffer registers!!
198 case Registers::FramebufferTopSwapBuffers:
199 g_regs.top_framebuffer.active_fb = data;
200 // TODO: Not sure if this should only be done upon a change!
201 break;
202
203 case Registers::FramebufferSubSwapBuffers:
204 g_regs.sub_framebuffer.active_fb = data;
205 // TODO: Not sure if this should only be done upon a change!
206 break;
207
157 case Registers::DisplayInputBufferAddr: 208 case Registers::DisplayInputBufferAddr:
158 g_regs.display_transfer.input_address = data; 209 g_regs.display_transfer.input_address = data;
159 break; 210 break;
@@ -195,7 +246,7 @@ inline void Write(u32 addr, const T data) {
195 g_regs.display_transfer.output_height * g_regs.display_transfer.output_width * 4, 246 g_regs.display_transfer.output_height * g_regs.display_transfer.output_width * 4,
196 g_regs.display_transfer.GetPhysicalInputAddress(), (int)g_regs.display_transfer.input_width, (int)g_regs.display_transfer.input_height, 247 g_regs.display_transfer.GetPhysicalInputAddress(), (int)g_regs.display_transfer.input_width, (int)g_regs.display_transfer.input_height,
197 g_regs.display_transfer.GetPhysicalOutputAddress(), (int)g_regs.display_transfer.output_width, (int)g_regs.display_transfer.output_height, 248 g_regs.display_transfer.GetPhysicalOutputAddress(), (int)g_regs.display_transfer.output_width, (int)g_regs.display_transfer.output_height,
198 (int)g_regs.display_transfer.output_format); 249 (int)g_regs.display_transfer.output_format.Value());
199 } 250 }
200 break; 251 break;
201 252