diff options
| author | 2018-03-18 22:35:47 -0400 | |
|---|---|---|
| committer | 2018-03-18 22:35:47 -0400 | |
| commit | 23a0d2d7b77fa619edc7d69d0162bd3071b67b4b (patch) | |
| tree | 85f20b5e8bbd0b1b2b6e28eac6224908a0f3b7fe /src/core/core.h | |
| parent | Merge pull request #250 from bunnei/buffer-dequeue-wait (diff) | |
| parent | Implements citra-emu/citra#3184 (diff) | |
| download | yuzu-23a0d2d7b77fa619edc7d69d0162bd3071b67b4b.tar.gz yuzu-23a0d2d7b77fa619edc7d69d0162bd3071b67b4b.tar.xz yuzu-23a0d2d7b77fa619edc7d69d0162bd3071b67b4b.zip | |
Merge pull request #193 from N00byKing/3184_2_robotic_boogaloo
Implement Pull #3184 from citra: core/arm: Improve timing accuracy before service calls in JIT (Rebased)
Diffstat (limited to 'src/core/core.h')
| -rw-r--r-- | src/core/core.h | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/core/core.h b/src/core/core.h index 635109b21..552c8f5ee 100644 --- a/src/core/core.h +++ b/src/core/core.h | |||
| @@ -53,10 +53,10 @@ public: | |||
| 53 | * is not required to do a full dispatch with each instruction. NOTE: the number of instructions | 53 | * is not required to do a full dispatch with each instruction. NOTE: the number of instructions |
| 54 | * requested is not guaranteed to run, as this will be interrupted preemptively if a hardware | 54 | * requested is not guaranteed to run, as this will be interrupted preemptively if a hardware |
| 55 | * update is requested (e.g. on a thread switch). | 55 | * update is requested (e.g. on a thread switch). |
| 56 | * @param tight_loop Number of instructions to execute. | 56 | * @param tight_loop If false, the CPU single-steps. |
| 57 | * @return Result status, indicating whether or not the operation succeeded. | 57 | * @return Result status, indicating whether or not the operation succeeded. |
| 58 | */ | 58 | */ |
| 59 | ResultStatus RunLoop(int tight_loop = 100000); | 59 | ResultStatus RunLoop(bool tight_loop = true); |
| 60 | 60 | ||
| 61 | /** | 61 | /** |
| 62 | * Step the CPU one instruction | 62 | * Step the CPU one instruction |