summaryrefslogtreecommitdiff
path: root/src/core/arm
diff options
context:
space:
mode:
authorGravatar Mai M2022-04-24 17:43:31 -0400
committerGravatar GitHub2022-04-24 17:43:31 -0400
commit9d642539167f8429359670f6d4476d46ff8982ad (patch)
tree2baae9e2c1a57c8d26be9ed8d117958f69f3882f /src/core/arm
parentMerge pull request #8249 from german77/queued (diff)
parentRemove unused PrepareReschedule function (diff)
downloadyuzu-9d642539167f8429359670f6d4476d46ff8982ad.tar.gz
yuzu-9d642539167f8429359670f6d4476d46ff8982ad.tar.xz
yuzu-9d642539167f8429359670f6d4476d46ff8982ad.zip
Merge pull request #8257 from merryhime/rm-PrepareReschedule
Remove unused PrepareReschedule function
Diffstat (limited to 'src/core/arm')
-rw-r--r--src/core/arm/arm_interface.h3
-rw-r--r--src/core/arm/dynarmic/arm_dynarmic_32.cpp4
-rw-r--r--src/core/arm/dynarmic/arm_dynarmic_32.h1
-rw-r--r--src/core/arm/dynarmic/arm_dynarmic_64.cpp4
-rw-r--r--src/core/arm/dynarmic/arm_dynarmic_64.h1
5 files changed, 0 insertions, 13 deletions
diff --git a/src/core/arm/arm_interface.h b/src/core/arm/arm_interface.h
index bcec4b3b8..8ce973a77 100644
--- a/src/core/arm/arm_interface.h
+++ b/src/core/arm/arm_interface.h
@@ -174,9 +174,6 @@ public:
174 /// Clears the exclusive monitor's state. 174 /// Clears the exclusive monitor's state.
175 virtual void ClearExclusiveState() = 0; 175 virtual void ClearExclusiveState() = 0;
176 176
177 /// Prepare core for thread reschedule (if needed to correctly handle state)
178 virtual void PrepareReschedule() = 0;
179
180 /// Signal an interrupt and ask the core to halt as soon as possible. 177 /// Signal an interrupt and ask the core to halt as soon as possible.
181 virtual void SignalInterrupt() = 0; 178 virtual void SignalInterrupt() = 0;
182 179
diff --git a/src/core/arm/dynarmic/arm_dynarmic_32.cpp b/src/core/arm/dynarmic/arm_dynarmic_32.cpp
index 60e9edff2..781a77f6f 100644
--- a/src/core/arm/dynarmic/arm_dynarmic_32.cpp
+++ b/src/core/arm/dynarmic/arm_dynarmic_32.cpp
@@ -327,10 +327,6 @@ void ARM_Dynarmic_32::LoadContext(const ThreadContext32& ctx) {
327 jit.load()->LoadContext(context); 327 jit.load()->LoadContext(context);
328} 328}
329 329
330void ARM_Dynarmic_32::PrepareReschedule() {
331 jit.load()->HaltExecution(break_loop);
332}
333
334void ARM_Dynarmic_32::SignalInterrupt() { 330void ARM_Dynarmic_32::SignalInterrupt() {
335 jit.load()->HaltExecution(break_loop); 331 jit.load()->HaltExecution(break_loop);
336} 332}
diff --git a/src/core/arm/dynarmic/arm_dynarmic_32.h b/src/core/arm/dynarmic/arm_dynarmic_32.h
index a25c9d277..abfe76644 100644
--- a/src/core/arm/dynarmic/arm_dynarmic_32.h
+++ b/src/core/arm/dynarmic/arm_dynarmic_32.h
@@ -57,7 +57,6 @@ public:
57 void LoadContext(const ThreadContext32& ctx) override; 57 void LoadContext(const ThreadContext32& ctx) override;
58 void LoadContext(const ThreadContext64& ctx) override {} 58 void LoadContext(const ThreadContext64& ctx) override {}
59 59
60 void PrepareReschedule() override;
61 void SignalInterrupt() override; 60 void SignalInterrupt() override;
62 void ClearExclusiveState() override; 61 void ClearExclusiveState() override;
63 62
diff --git a/src/core/arm/dynarmic/arm_dynarmic_64.cpp b/src/core/arm/dynarmic/arm_dynarmic_64.cpp
index d8d3a38db..1b1334598 100644
--- a/src/core/arm/dynarmic/arm_dynarmic_64.cpp
+++ b/src/core/arm/dynarmic/arm_dynarmic_64.cpp
@@ -395,10 +395,6 @@ void ARM_Dynarmic_64::LoadContext(const ThreadContext64& ctx) {
395 SetTPIDR_EL0(ctx.tpidr); 395 SetTPIDR_EL0(ctx.tpidr);
396} 396}
397 397
398void ARM_Dynarmic_64::PrepareReschedule() {
399 jit.load()->HaltExecution(break_loop);
400}
401
402void ARM_Dynarmic_64::SignalInterrupt() { 398void ARM_Dynarmic_64::SignalInterrupt() {
403 jit.load()->HaltExecution(break_loop); 399 jit.load()->HaltExecution(break_loop);
404} 400}
diff --git a/src/core/arm/dynarmic/arm_dynarmic_64.h b/src/core/arm/dynarmic/arm_dynarmic_64.h
index 9680c7b99..01a7e4dad 100644
--- a/src/core/arm/dynarmic/arm_dynarmic_64.h
+++ b/src/core/arm/dynarmic/arm_dynarmic_64.h
@@ -51,7 +51,6 @@ public:
51 void LoadContext(const ThreadContext32& ctx) override {} 51 void LoadContext(const ThreadContext32& ctx) override {}
52 void LoadContext(const ThreadContext64& ctx) override; 52 void LoadContext(const ThreadContext64& ctx) override;
53 53
54 void PrepareReschedule() override;
55 void SignalInterrupt() override; 54 void SignalInterrupt() override;
56 void ClearExclusiveState() override; 55 void ClearExclusiveState() override;
57 56