summaryrefslogtreecommitdiff
path: root/src/core/arm/interpreter/arminit.cpp
diff options
context:
space:
mode:
authorGravatar Lioncash2015-04-06 13:01:19 -0400
committerGravatar Lioncash2015-04-06 13:01:19 -0400
commit8004d35ea163b621ea3f3d4333f2c58ec926d7c9 (patch)
tree5e81e78b4789fe9d6c1c6c54836d1e338ec7714a /src/core/arm/interpreter/arminit.cpp
parentarm_interface: Support retrieval/storage to CP15 registers (diff)
downloadyuzu-8004d35ea163b621ea3f3d4333f2c58ec926d7c9.tar.gz
yuzu-8004d35ea163b621ea3f3d4333f2c58ec926d7c9.tar.xz
yuzu-8004d35ea163b621ea3f3d4333f2c58ec926d7c9.zip
core: Migrate 3DS-specific CP15 register setting into Init
Diffstat (limited to 'src/core/arm/interpreter/arminit.cpp')
-rw-r--r--src/core/arm/interpreter/arminit.cpp8
1 files changed, 0 insertions, 8 deletions
diff --git a/src/core/arm/interpreter/arminit.cpp b/src/core/arm/interpreter/arminit.cpp
index 7254a16f3..1d732fe84 100644
--- a/src/core/arm/interpreter/arminit.cpp
+++ b/src/core/arm/interpreter/arminit.cpp
@@ -139,16 +139,8 @@ void ARMul_Reset(ARMul_State* state)
139 state->Bank = SVCBANK; 139 state->Bank = SVCBANK;
140 FLUSHPIPE; 140 FLUSHPIPE;
141 141
142 // Reset CP15
143 ResetMPCoreCP15Registers(state); 142 ResetMPCoreCP15Registers(state);
144 143
145 // This is separate from the CP15 register reset function, as
146 // this isn't an ARM-defined reset value; it's set by the 3DS.
147 //
148 // TODO: Whenever TLS is implemented, this should contain
149 // the address of the 0x200-byte TLS
150 state->CP15[CP15_THREAD_URO] = Memory::KERNEL_MEMORY_VADDR;
151
152 state->EndCondition = 0; 144 state->EndCondition = 0;
153 state->ErrorCode = 0; 145 state->ErrorCode = 0;
154 146