summaryrefslogtreecommitdiff
path: root/src/core/arm/dyncom
diff options
context:
space:
mode:
authorGravatar bunnei2016-12-22 11:47:44 -0500
committerGravatar GitHub2016-12-22 11:47:44 -0500
commitaa47af7fb6efd0bda54cca2373ed978e538f6d61 (patch)
tree93d96872603f64925cd632f27bb5c7046cadeedf /src/core/arm/dyncom
parentMerge pull request #2285 from mailwl/csnd-format (diff)
parentThreadContext: Move from "core" to "arm_interface". (diff)
downloadyuzu-aa47af7fb6efd0bda54cca2373ed978e538f6d61.tar.gz
yuzu-aa47af7fb6efd0bda54cca2373ed978e538f6d61.tar.xz
yuzu-aa47af7fb6efd0bda54cca2373ed978e538f6d61.zip
Merge pull request #2343 from bunnei/core-cleanup
Core: Top-level consolidate & misc cleanup
Diffstat (limited to 'src/core/arm/dyncom')
-rw-r--r--src/core/arm/dyncom/arm_dyncom.cpp4
-rw-r--r--src/core/arm/dyncom/arm_dyncom.h8
2 files changed, 4 insertions, 8 deletions
diff --git a/src/core/arm/dyncom/arm_dyncom.cpp b/src/core/arm/dyncom/arm_dyncom.cpp
index 34c7f945e..81f9bf99e 100644
--- a/src/core/arm/dyncom/arm_dyncom.cpp
+++ b/src/core/arm/dyncom/arm_dyncom.cpp
@@ -89,7 +89,7 @@ void ARM_DynCom::ExecuteInstructions(int num_instructions) {
89 AddTicks(ticks_executed); 89 AddTicks(ticks_executed);
90} 90}
91 91
92void ARM_DynCom::SaveContext(Core::ThreadContext& ctx) { 92void ARM_DynCom::SaveContext(ThreadContext& ctx) {
93 memcpy(ctx.cpu_registers, state->Reg.data(), sizeof(ctx.cpu_registers)); 93 memcpy(ctx.cpu_registers, state->Reg.data(), sizeof(ctx.cpu_registers));
94 memcpy(ctx.fpu_registers, state->ExtReg.data(), sizeof(ctx.fpu_registers)); 94 memcpy(ctx.fpu_registers, state->ExtReg.data(), sizeof(ctx.fpu_registers));
95 95
@@ -102,7 +102,7 @@ void ARM_DynCom::SaveContext(Core::ThreadContext& ctx) {
102 ctx.fpexc = state->VFP[VFP_FPEXC]; 102 ctx.fpexc = state->VFP[VFP_FPEXC];
103} 103}
104 104
105void ARM_DynCom::LoadContext(const Core::ThreadContext& ctx) { 105void ARM_DynCom::LoadContext(const ThreadContext& ctx) {
106 memcpy(state->Reg.data(), ctx.cpu_registers, sizeof(ctx.cpu_registers)); 106 memcpy(state->Reg.data(), ctx.cpu_registers, sizeof(ctx.cpu_registers));
107 memcpy(state->ExtReg.data(), ctx.fpu_registers, sizeof(ctx.fpu_registers)); 107 memcpy(state->ExtReg.data(), ctx.fpu_registers, sizeof(ctx.fpu_registers));
108 108
diff --git a/src/core/arm/dyncom/arm_dyncom.h b/src/core/arm/dyncom/arm_dyncom.h
index 65db1f0f9..62c174f3c 100644
--- a/src/core/arm/dyncom/arm_dyncom.h
+++ b/src/core/arm/dyncom/arm_dyncom.h
@@ -10,10 +10,6 @@
10#include "core/arm/skyeye_common/arm_regformat.h" 10#include "core/arm/skyeye_common/arm_regformat.h"
11#include "core/arm/skyeye_common/armstate.h" 11#include "core/arm/skyeye_common/armstate.h"
12 12
13namespace Core {
14struct ThreadContext;
15}
16
17class ARM_DynCom final : public ARM_Interface { 13class ARM_DynCom final : public ARM_Interface {
18public: 14public:
19 ARM_DynCom(PrivilegeMode initial_mode); 15 ARM_DynCom(PrivilegeMode initial_mode);
@@ -36,8 +32,8 @@ public:
36 32
37 void AddTicks(u64 ticks) override; 33 void AddTicks(u64 ticks) override;
38 34
39 void SaveContext(Core::ThreadContext& ctx) override; 35 void SaveContext(ThreadContext& ctx) override;
40 void LoadContext(const Core::ThreadContext& ctx) override; 36 void LoadContext(const ThreadContext& ctx) override;
41 37
42 void PrepareReschedule() override; 38 void PrepareReschedule() override;
43 void ExecuteInstructions(int num_instructions) override; 39 void ExecuteInstructions(int num_instructions) override;