diff options
| author | 2016-09-18 18:01:46 -0700 | |
|---|---|---|
| committer | 2016-09-18 21:14:25 -0700 | |
| commit | 396a8d91a4423d9c793eeff0798d544613647511 (patch) | |
| tree | e0203961233db1ffcbbca2e15154d71d142c5822 /src/core/arm/dyncom | |
| parent | Tweak formatting settings (diff) | |
| download | yuzu-396a8d91a4423d9c793eeff0798d544613647511.tar.gz yuzu-396a8d91a4423d9c793eeff0798d544613647511.tar.xz yuzu-396a8d91a4423d9c793eeff0798d544613647511.zip | |
Manually tweak source formatting and then re-run clang-format
Diffstat (limited to 'src/core/arm/dyncom')
| -rw-r--r-- | src/core/arm/dyncom/arm_dyncom.cpp | 3 | ||||
| -rw-r--r-- | src/core/arm/dyncom/arm_dyncom_trans.cpp | 3 |
2 files changed, 3 insertions, 3 deletions
diff --git a/src/core/arm/dyncom/arm_dyncom.cpp b/src/core/arm/dyncom/arm_dyncom.cpp index d84917529..912560402 100644 --- a/src/core/arm/dyncom/arm_dyncom.cpp +++ b/src/core/arm/dyncom/arm_dyncom.cpp | |||
| @@ -21,8 +21,7 @@ ARM_DynCom::ARM_DynCom(PrivilegeMode initial_mode) { | |||
| 21 | state = std::make_unique<ARMul_State>(initial_mode); | 21 | state = std::make_unique<ARMul_State>(initial_mode); |
| 22 | } | 22 | } |
| 23 | 23 | ||
| 24 | ARM_DynCom::~ARM_DynCom() { | 24 | ARM_DynCom::~ARM_DynCom() {} |
| 25 | } | ||
| 26 | 25 | ||
| 27 | void ARM_DynCom::ClearInstructionCache() { | 26 | void ARM_DynCom::ClearInstructionCache() { |
| 28 | state->instruction_cache.clear(); | 27 | state->instruction_cache.clear(); |
diff --git a/src/core/arm/dyncom/arm_dyncom_trans.cpp b/src/core/arm/dyncom/arm_dyncom_trans.cpp index e056d890c..526cf28f3 100644 --- a/src/core/arm/dyncom/arm_dyncom_trans.cpp +++ b/src/core/arm/dyncom/arm_dyncom_trans.cpp | |||
| @@ -1883,6 +1883,7 @@ const transop_fp_t arm_instruction_trans[] = { | |||
| 1883 | // All the thumb instructions should be placed the end of table | 1883 | // All the thumb instructions should be placed the end of table |
| 1884 | INTERPRETER_TRANSLATE(b_2_thumb), INTERPRETER_TRANSLATE(b_cond_thumb), | 1884 | INTERPRETER_TRANSLATE(b_2_thumb), INTERPRETER_TRANSLATE(b_cond_thumb), |
| 1885 | INTERPRETER_TRANSLATE(bl_1_thumb), INTERPRETER_TRANSLATE(bl_2_thumb), | 1885 | INTERPRETER_TRANSLATE(bl_1_thumb), INTERPRETER_TRANSLATE(bl_2_thumb), |
| 1886 | INTERPRETER_TRANSLATE(blx_1_thumb)}; | 1886 | INTERPRETER_TRANSLATE(blx_1_thumb), |
| 1887 | }; | ||
| 1887 | 1888 | ||
| 1888 | const size_t arm_instruction_trans_len = sizeof(arm_instruction_trans) / sizeof(transop_fp_t); | 1889 | const size_t arm_instruction_trans_len = sizeof(arm_instruction_trans) / sizeof(transop_fp_t); |