summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorGravatar bunnei2018-06-04 19:04:20 -0400
committerGravatar GitHub2018-06-04 19:04:20 -0400
commit37fd4e6d9b553f9c5c8f4a8b30d0dd2a66f5f89d (patch)
tree84f08ea733d291fef4b12e03498d6d818f7698a8
parentMerge pull request #501 from Subv/shader_bra (diff)
parentGPU: Use the bf bit in FSET to determine whether to write 0xFFFFFFFF or 1.0f. (diff)
downloadyuzu-37fd4e6d9b553f9c5c8f4a8b30d0dd2a66f5f89d.tar.gz
yuzu-37fd4e6d9b553f9c5c8f4a8b30d0dd2a66f5f89d.tar.xz
yuzu-37fd4e6d9b553f9c5c8f4a8b30d0dd2a66f5f89d.zip
Merge pull request #512 from Subv/fset
GPU: Corrected the FSET and I2F instructions.
-rw-r--r--src/video_core/engines/shader_bytecode.h2
-rw-r--r--src/video_core/renderer_opengl/gl_shader_decompiler.cpp21
2 files changed, 19 insertions, 4 deletions
diff --git a/src/video_core/engines/shader_bytecode.h b/src/video_core/engines/shader_bytecode.h
index a57b90632..e7ef7e71f 100644
--- a/src/video_core/engines/shader_bytecode.h
+++ b/src/video_core/engines/shader_bytecode.h
@@ -245,9 +245,9 @@ union Instruction {
245 BitField<44, 1, u64> abs_b; 245 BitField<44, 1, u64> abs_b;
246 BitField<45, 2, PredOperation> op; 246 BitField<45, 2, PredOperation> op;
247 BitField<48, 4, PredCondition> cond; 247 BitField<48, 4, PredCondition> cond;
248 BitField<52, 1, u64> bf;
248 BitField<53, 1, u64> neg_b; 249 BitField<53, 1, u64> neg_b;
249 BitField<54, 1, u64> abs_a; 250 BitField<54, 1, u64> abs_a;
250 BitField<52, 1, u64> bf;
251 BitField<55, 1, u64> ftz; 251 BitField<55, 1, u64> ftz;
252 BitField<56, 1, u64> neg_imm; 252 BitField<56, 1, u64> neg_imm;
253 } fset; 253 } fset;
diff --git a/src/video_core/renderer_opengl/gl_shader_decompiler.cpp b/src/video_core/renderer_opengl/gl_shader_decompiler.cpp
index 4cfd6f042..45d120757 100644
--- a/src/video_core/renderer_opengl/gl_shader_decompiler.cpp
+++ b/src/video_core/renderer_opengl/gl_shader_decompiler.cpp
@@ -871,8 +871,7 @@ private:
871 ASSERT_MSG(!instr.conversion.saturate_a, "Unimplemented"); 871 ASSERT_MSG(!instr.conversion.saturate_a, "Unimplemented");
872 872
873 switch (opcode->GetId()) { 873 switch (opcode->GetId()) {
874 case OpCode::Id::I2I_R: 874 case OpCode::Id::I2I_R: {
875 case OpCode::Id::I2F_R: {
876 ASSERT_MSG(!instr.conversion.selector, "Unimplemented"); 875 ASSERT_MSG(!instr.conversion.selector, "Unimplemented");
877 876
878 std::string op_a = 877 std::string op_a =
@@ -885,6 +884,17 @@ private:
885 regs.SetRegisterToInteger(instr.gpr0, instr.conversion.is_signed, 0, op_a, 1, 1); 884 regs.SetRegisterToInteger(instr.gpr0, instr.conversion.is_signed, 0, op_a, 1, 1);
886 break; 885 break;
887 } 886 }
887 case OpCode::Id::I2F_R: {
888 std::string op_a =
889 regs.GetRegisterAsInteger(instr.gpr20, 0, instr.conversion.is_signed);
890
891 if (instr.conversion.abs_a) {
892 op_a = "abs(" + op_a + ')';
893 }
894
895 regs.SetRegisterToFloat(instr.gpr0, 0, op_a, 1, 1);
896 break;
897 }
888 case OpCode::Id::F2F_R: { 898 case OpCode::Id::F2F_R: {
889 std::string op_a = regs.GetRegisterAsFloat(instr.gpr20); 899 std::string op_a = regs.GetRegisterAsFloat(instr.gpr20);
890 900
@@ -1078,7 +1088,12 @@ private:
1078 std::string predicate = "(((" + op_a + ") " + comparator + " (" + op_b + ")) " + 1088 std::string predicate = "(((" + op_a + ") " + comparator + " (" + op_b + ")) " +
1079 combiner + " (" + second_pred + "))"; 1089 combiner + " (" + second_pred + "))";
1080 1090
1081 regs.SetRegisterToFloat(instr.gpr0, 0, predicate + " ? 1.0 : 0.0", 1, 1); 1091 if (instr.fset.bf) {
1092 regs.SetRegisterToFloat(instr.gpr0, 0, predicate + " ? 1.0 : 0.0", 1, 1);
1093 } else {
1094 regs.SetRegisterToInteger(instr.gpr0, false, 0, predicate + " ? 0xFFFFFFFF : 0", 1,
1095 1);
1096 }
1082 break; 1097 break;
1083 } 1098 }
1084 default: { 1099 default: {